Full-system chip multiprocessor power evaluations using FPGA-based emulation

ABSTRACT

The design process for chip multiprocessors (CMPs) requires extremely long simulation times to explore performance, power, and thermal issues, particularly when operating system (OS) effects are included. In response, our novel FPGA-based emulation methodology models a full CMP design including applications and an OS. Activity counters programmed into the cores feed per-component microarchitectural power models. These models achieve under 10% error compared to detailed gate-level simulations. Our method retains software flexibility, but offers up to 35x speedup compared to corresponding full-system software simulations. We present our approach by emulating a 2-core Leon3 cache-coherent multiprocessor running Linux and parallel benchmarks. In an example case study, our emulated system uses activity counts (a proxy for temperature) to guide process migration between the CMP cores. Overall, this paper's methodology makes possible detailed power and thermal studies of CMPs and their operating systems.

REFERENCES

• 1: Gaisler research. GRLIB IP core user's manual. Nov 2007
• 2: Frank Bellosa, The benefits of event: driven energy accounting in power-sensitive systems, Proceedings of the 9th workshop on ACM SIGOPS European workshop: beyond the PC: new challenges for the operating system, September 17-20, 2000, Kolding, Denmark [doi>10.1145/566726.566736]
• 3: C. Bienia et al. The PARSEC benchmark suite: Characterization and architectural implications. Princeton Univ. Tech. Rep., (TR81108), Jan 2008
• 4: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 5: Chen Chang , John Wawrzynek , Robert W. Brodersen, BEE2: A High-End Reconfigurable Computing System, IEEE Design & Test, v.22 n.2, p.114-125, March 2005 [doi>10.1109/MDT.2005.30]
• 6: Matthew Chidester , Alan George, Parallel simulation of chip-multiprocessor architectures, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.12 n.3, p.176-200, July 2002 [doi>10.1145/643114.643116]
• 7: Jeonghwan Choi , Chen-Yong Cher , Hubertus Franke , Henrdrik Hamann , Alan Weger , Pradip Bose, Thermal-aware task scheduling at the system software level, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA [doi>10.1145/1283780.1283826]
• 8: E. Chung et al. PROTOFLEX: FPGA-accelerated hybrid functional simulator. Computer Architecture Lab at Carnegie Mellon (CALCM) Technical Report, (2007-2), Feb 2007
• 9: Gilberto Contreras , Margaret Martonosi, Power prediction for intel XScale® processors using performance monitoring unit events, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077657]
• 10: David Atienza , Pablo G. Del Valle , Giacomo Paci , Francesco Poletti , Luca Benini , Giovanni De Micheli , Jose M. Mendias, A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147068]
• 11: N. Dave et al. Implementing a functional/timing partitioned microprocessor simulator with an FPGA. Wkshp. on Architecture Research using FPGA Platforms, Feb 2006
• 12: James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006
• 13: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 14: Canturk Isci , Margaret Martonosi, Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.93, December 03-05, 2003
• 15: Joel Coburn , Srivaths Ravi , Anand Raghunathan, Power emulation: a new paradigm for power estimation, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065764]
• 16: Russ Joseph , Margaret Martonosi, Run-time power estimation in high performance microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.135-140, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383119]
• 17: R. Mahajan et al. The evolution of microprocessor packaging. Intel Tech. Jnl., 2001
• 18: Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005 [doi>10.1145/1105734.1105747]
• 19: Mohammad Ali Ghodrat , Kanishka Lahiri , Anand Raghunathan, Accelerating system-on-chip power analysis using hybrid power estimation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278697]
• 20: Koray Öner , Luiz A. Barroso , Sasan Iman , Jaeheon Jeong , Krishnan Ramamurthy , Michel Dubois, The design of RPM: an FPGA-based multiprocessor emulator, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.60-66, February 12-14, 1995, Monterey, California, United States [doi>10.1145/201310.201321]
• 21: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 22: N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada
• 23: R. Viswanath et al. Thermal performance challenges from silicon to systems. Intel Tech. Jnl., 4(3):16, 2000
• 24: J. Wawrzynek et al. RAMP: A research accelerator for multiple processors. Tech. Rep. UC Berkeley, EECS-2006-158, Nov 2006

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Measurement techniques

General Terms:
Design, Measurement, Performance

Keywords:
activity migration, full-system fpga-based emulation, power models