Error-resilient low-power Viterbi decoders

ABSTRACT

Two low-power Viterbi decoder (VD) architectures are presented in this paper. In the first, limited decision errors are introduced in the add-compare-select units (ACSUs) of a VD to reduce their critical path delays so that they can be operated at lower supply voltages in absence of timing errors. In the second one, we allow data-dependent timing errors which occur whenever a critical path in the ACSU is excited. Algorithmic noise-tolerance (ANT) is then applied at the level of the ACSU to correct for these errors. Power reduction in this design is achieved by either overscaling the supply voltage (voltage overscaling (VOS)) or designing at the nominal process corner and supply voltage (average-case design). Power savings in the first and second design are 58% and 40% at a coding loss of 0:15 dB and 1:1 dB respectively in a IBM 130nm CMOS process.

REFERENCES

• 1: B. Bougard, et al., "Energy-scalability enhancement of wireless local area network transceivers," in Proc. of the IEEE Workshop on Signal Processing Advances in Wireless Communication, Lisboa, Portugal, July 2004.
• 2: K. Masselos, S. Blionas, and T. Rautio., "Reconfigurability requirements of wireless communication systems," in Proc. of the IEEE Workshop on Heterogeneous Reconfigurable Systems on Chip, Hamburg, Germany, April 2002.
• 3: J. B. Anderson and E. Offer, "Reduced-state sequence detection with convolutional codes," IEEE Trans. Information Theory, vol. 40,no 3., pp. 965--972, May 1994.
• 4: Y. Chang, H. Suzuki, and K. K. Parhi, "A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 35, pp. 826--835, June, 2000.
• 5: Jie Jin , Chi-Ying Tsui, A low power Viterbi decoder implementation using scarce state transition and path pruning scheme for high throughput wireless applications, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany [doi>10.1145/1165573.1165673]
• 6: Tom Chen , Samuel Naffziger, Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.888-899, October 2003 [doi>10.1109/TVLSI.2003.817120]
• 7: Rajamohana Hegde , Naresh R. Shanbhag, Soft digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.813-823, 12/1/2001 [doi>10.1109/92.974895]
• 8: Y. Liu, T. Zhang, and J. Hu, "Low-power trellis decoder with overscaled supply voltage," in IEEE Workshop on Signal Processing Systems Design and Implementation, pp. 205--208, October 2006.
• 9: S. Lee, N. Shanbhag, and A. Singer,"Area-efficient, high-throughput MAP decoder architectures," IEEE Trans. on VLSI Systems, vol. 13, no. 8, pp. 921--933, August 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.m Miscellaneous

General Terms:
Algorithms, Design, Performance, Reliability

Keywords:
algorithmic noise tolerance, error resilient, low power, process variations, viterbi, voltage overscaling