Protecting bus-based hardware IP by secret sharing

ABSTRACT

Our work addresses protection of hardware IP at the mask level with the goal of preventing unauthorized manufacturing. The proposed protocol based on chip locking and activation is applicable to a broad category of electronic systems with a primary bus. Such designs include (1) numerous IP offerings for USB, PCI, PCI-E, AMBA and other bus standards typically used in system-on-a-chip designs and computer peripherals, (2) SRAM-based FPGAs that are programmed through an input bus, (3) general-purpose and embedded microprocessors, including soft cores, (4) DSPs, (5) network processors, and (6) game consoles. Our key insight is that such designs can be locked by scrambling the central bus by controlled reversible bit-permutations and substitutions. To securely establish a unique code per chip to control bus scrambling, we employ true random number generators and Diffie-Hellman cryptography during activation.

REFERENCES

• 1: Yousra M. Alkabani , Farinaz Koushanfar, Active hardware metering for intellectual property protection and security, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-16, August 06-10, 2007, Boston, MA
• 2: Yousra Alkabani , Farinaz Koushanfar , Miodrag Potkonjak, Remote activation of ICs for piracy prevention and digital right management, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 3: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 4: Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
• 5: A. B. Kahng , J. Lach , W. H. Mangione-Smith , S. Mantik , I. L. Markov , M. Potkonjak , P. Tucker , H. Wang , G. Wolfe, Watermarking techniques for intellectual property protection, Proceedings of the 35th annual conference on Design automation, p.776-781, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277240]
• 6: K. Keutzer, S. Malik, R. Newton, J. Rabaey and A. Sangiovanni-Vincentelli, "System Level Design: Orthogonalization of Concerns and Platform-Based Design", IEEE TCAD, 19(12), pp. 1523--1543, 2000.
• 7: John Lach , William H. Mangione-Smith , Miodrag Potkonjak, Signature hiding techniques for FPGA intellectual property protection, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.186-189, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288606]
• 8: R. B. Lee et al., "Single-Cycle Bit Permutations with MOMR Execution," J. Comp. Sci. Tech. 20(5), 2005.
• 9: K. N. Patel, I. L. Markov and J. P. Hayes, "Efficient Synthesis of Linear Reversible Circuits", IWLS, pp. 470--477, 2004.
• 10: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 11: J. A. Roy, F. Koushanfar and I. L. Markov, "EPIC: Ending Piracy of Integrated Circuits," DATE, pp. 1069--1074, 2008.
• 12: B. Schneier, Applied Cryptography. John Wiley & Sons, 1996.
• 13: V. V. Shende, A. K. Prasad, I. L. Markov and J. P. Hayes, "Synthesis of Reversible Logic Circuits", IEEE TCAD 22(6), pp. 710--722, 2003.
• 14: Marco Sgroi , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, Formal Models for Embedded System Design, IEEE Design & Test, v.17 n.2, p.14-27, April 2000 [doi>10.1109/54.844330]
• 15: Steve Trimberger, Trusted design in FPGAs, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278483]

INDEX TERMS

Primary Classification:
  K. Computing Milieux
  K.5 LEGAL ASPECTS OF COMPUTING
      K.5.1 Hardware/Software Protection

General Terms:
Design, Security

Keywords:
computer crime, cryptography, integrated circuits, manufacturing