N-variant IC design: methodology and applications

ABSTRACT

We propose the first method for designing N-variant sequential circuits. The flexibility provided by the N-variants enables a number of important tasks, including IP protection, IP metering, security, design optimization, self-adaptation and fault-tolerance. The method is based on extending the finite state machine (FSM) of the design to include multiple variants of the same design specification. The state transitions are managed by added signals that may come from various triggers depending on the target application. We devise an algorithm for implementing the N-variant IC design. We discuss the necessary manipulations of the added signals that would facilitate the various tasks. The key advantage to integrating the heterogeneity in the functional specification of the design is that we can configure the variants during or post-manufacturing, but removal, extraction or deletion of the variants is not viable. Experimental results on benchmark circuits demonstrate that the method can be automatically and efficiently implemented. Because of its lightweight, N-variant design is particularly well-suited for securing embedded systems. As a proof-of-concept, we implement the N-variant method for content protection in portable media players, e.g., iPod. We discuss how the N-variant design methodology readily enables new digital rights management methods.

REFERENCES

• 1: Yousra M. Alkabani , Farinaz Koushanfar, Active hardware metering for intellectual property protection and security, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-16, August 06-10, 2007, Boston, MA
• 2: Yousra Alkabani , Farinaz Koushanfar , Miodrag Potkonjak, Remote activation of ICs for piracy prevention and digital right management, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 3: Yousra Alkabani , Tammara Massey , Farinaz Koushanfar , Miodrag Potkonjak, Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391624]
• 4: A. Avizienis, The N-Version Approach to Fault-Tolerant Software, IEEE Transactions on Software Engineering, v.11 n.12, p.1491-1501, December 1985 [doi>10.1109/TSE.1985.231893]
• 5: Nathaniel Couture , Kenneth B. Kent, Periodic licensing of FPGA based intellectual property, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA [doi>10.1145/1117201.1117259]
• 6: Benjamin Cox , David Evans , Adrian Filipi , Jonathan Rowanhill , Wei Hu , Jack Davidson , John Knight , Anh Nguyen-Tuong , Jason Hiser, N-variant systems: a secretless framework for security through diversity, Proceedings of the 15th conference on USENIX Security Symposium, July 31-August 04, 2006, Vancouver, B.C., Canada
• 7: S. Devadas, Approaches to multi-level sequential logic synthesis, Proceedings of the 26th ACM/IEEE conference on Design automation, p.270-276, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74428]
• 8: S. Forrest , A. Somayaji , D. Ackley, Building Diverse Computer Systems, Proceedings of the 6th Workshop on Hot Topics in Operating Systems (HotOS-VI), p.67, May 05-06, 1997
• 9: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 10: David A. Holland , Ada T. Lim , Margo I. Seltzer, An architecture a day keeps the hacker away, ACM SIGARCH Computer Architecture News, v.33 n.1, March 2005 [doi>10.1145/1055626.1055632]
• 11: Timothy Kam , Tiziano Villa , Robert Brayton , Alberto Sangiovanni-Vincentelli, A fully implicit algorithm for exact state minimization, Proceedings of the 31st annual conference on Design automation, p.684-690, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196615]
• 12: D. Kirovski and M. Potkonjak. Local watermarks: Methodology and application on behavioral synthesis. IEEE Trans. on CAD, 22(9): 1277--1283, 2003.
• 13: K. Knowlton. A combination hardware-software debugging system. IEEE Trans. on Computers, 17(1):81--86, 1968.
• 14: Farinaz Koushanfar , Miodrag Potkonjak, CAD-based security, cryptography, and digital rights management, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278547]
• 15: A. Oliveira. Techniques for the creation of digital watermarks in sequential circuit designs. IEEE Trans. on CAD, 20(9):1101--1117, 2001.
• 16: S. Pontarelli , G. C. Cardarilli , A. Malvoni , M. Ottavi , M. Re , A. Salsano, System-on-Chip Oriented Fault-Tolerant Sequential Systems Implementation Methodology, Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.455-460, October 24-26, 2001
• 17: G. Qu and M. Potkonjak. Intellectual Property Protection in VLSI Design. Kluwer, 2003.
• 18: B. Randell. System structure for software fault tolerance. Software Engineering, 1(2):221--232, 1975.
• 19: Srivaths Ravi , Anand Raghunathan , Paul Kocher , Sunil Hattangady, Security in embedded systems: Design challenges, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.3, p.461-491, August 2004 [doi>10.1145/1015047.1015049]
• 20: L. Yuan and G. Qu. Information hiding in finite state machine. In Information Hiding, pages 340--354, 2004.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

Additional Classification:
  K. Computing Milieux
  K.6 MANAGEMENT OF COMPUTING AND INFORMATION SYSTEMS
      K.6.5 Security and Protection (D.4.6, K.4.2)

General Terms:
Design, Security

Keywords:
N-variant design, digital rights management, physical security