Programmable logic circuits based on ambipolar CNFET

ABSTRACT

Recently, it was demonstrated that the polarity of carbon nanotube field effect transistors can be electrically controlled. In this paper we show how Programmable Logic Arrays (PLA) can be built out of these devices, and we illustrate how they outperform usual PLA by internal signal inversion. The simulations show an area saving up to ~ 21% and decrease of the delay in PLA-based FPGA by 50%. We also show that this architecture is suitable for high-performance design tools and defect-tolerance approaches.

REFERENCES

• 1: Fan Mo , Robert K. Brayton, Whirlpool PLAs: a regular logic structure and their synthesis, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.543-550, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774652]
• 2: A. Javey et al. Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays. Nano Letters, 4(7):1319--1322, 2004.
• 3: Y.-M. Lin et al. Novel Carbon Nanotube FET Design with Tunable Polarity. In IEDM, 687--690, 2004.
• 4: J. Liu , I. O'Connor , D. Navarro , F. Gaffiot, Novel CNTFET-based reconfigurable logic gate design, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278551]
• 5: Nishant Patil , Jie Deng , H.-S. P. Wong , Subhasish Mitra, Automated design of misaligned-carbon-nanotube-immune circuits, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278716]
• 6: A. Schmid et al. Fault-Tolerant PLA-Style Circuit Design for Failure-Prone Nanometer CMOS and Quantum Device Technologies. Neural Networks, 3:1965--1969, 2004.
• 7: T. Sasao, Input Variable Assignment and Output Phase Optimization of PLA's, IEEE Transactions on Computers, v.33 n.10, p.879-894, October 1984 [doi>10.1109/TC.1984.1676349]
• 8: Saeyang Yang. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0. Technical report, Microelectronics Center of North Carolina, 2001.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Logic arrays

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Gate arrays

General Terms:
Design, Performance

Keywords:
CNFET, FPGA, PLA, carbon nanotube