Combining system scenarios and configurable memories to tolerate unpredictability

ABSTRACT

Process variability and the dynamism of new applications increase the uncertainty of embedded systems and force designers to use pessimistic assumptions, which have a tremendous impact on both the performance and energy consumption of their memory organizations. In this article we introduce an experimental framework which tries to mitigate the effects of both sources of unpredictability. At compile time, an extensive profiling helps us to detect system scenarios and bounds application dynamism. At the organization level, we incorporate a heterogeneous memory architecture composed by several configurable memories. A calibration process and a runtime control system adapt the platform to the current application needs. Our approach manages to reduce significantly the energy overhead associated to both variability and application dynamism (up to 60%, according to our simulations) without compromising the timing constraints existing in our target domain of dynamic periodic multimedia applications.

REFERENCES

• 1: ATOMIUM. 2008. Atomium tool suite. http://www.imec.be/design/atomium/.
• 2: A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , A. Nicolau, Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints, Proceedings of the conference on Design, automation and test in Europe, p.168, March 04-08, 2002
• 3: Shekhar Borkar , Tanay Karnik , Vivek De, Design and reliability challenges in nanometer technologies, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996588]
• 4: Kim, C., Roy, K., Hsu, S., Alvandpour, A., Krishnamurthy, R., and Borkar, S. 2003. A process variation compensating technique for sub-90nm dynamic circuits. VLSI Circ. Digest Technic. Papers, 205--206.
• 5: Fadi J. Kurdahi , Ahmed M. Eltawil , Young-Hwan Park , Rouwaida N. Kanj , Sani R. Nassif, System-Level SRAM Yield Enhancement, Proceedings of the 7th International Symposium on Quality Electronic Design, p.179-184, March 27-29, 2006 [doi>10.1109/ISQED.2006.130]
• 6: Palkovic, M. 2007. Enhanced applicability of loop transformations. Ph.D. thesis, IMEC.
• 7: A. Papanikolaou , F. Lobmaier , H. Wang , M. Miranda , F. Catthoor, A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084866]
• 8: Hua Wang , Miguel Miranda , Wim Dehaene , Francky Catthoor , Karen Maex, Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules, Proceedings of the conference on Design, Automation and Test in Europe, p.914-919, March 07-11, 2005 [doi>10.1109/DATE.2005.291]
• 9: Wang, H., Miranda, M., Papanikolaou, A., and Catthoor, F. 2005b. Variable tapered Pareto buffer design and implementation techniques allowing run-time conguration for low power embedded SRAMS. IEEE Trans. VLSI 13, 10, 1127--1135.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.1 Semiconductor Memories
          Subjects: Static memory (SRAM)

General Terms:
Design

Keywords:
Process variation, parametric yield, variability compensation