Energy saving for memory with loop scheduling and prefetching

ABSTRACT

Many high-performance DSP processors employ multi-module on-chip memory to improve performance and power consumption. This architectural feature supports higher memory bandwidth by allowing multiple data memory accesses to be executed in parallel. However, making effective use of multiple memory modules remains difficult, considering the combined effect of performance and power requirement. This paper studies the scheduling and assignment problem that minimizes the total energy while satisfying erformance for applications with loops. An algorithm, LSAMEM (Loop Scheduling and Assignment to Minimize Energy for Memory), is proposed. The algorithm attempts to maximum energy saving while satisfying timing constraint with guaranteed probability. The experimental results show that the average improvement on energy-saving is significant by using LSAMEM.

REFERENCES

• 1: Fei Chen , Timothy W. O'Neil , Edwin H.-M. Sha, Optimizing Overall Loop Schedules Using Prefetching and Partitioning, IEEE Transactions on Parallel and Distributed Systems, v.11 n.6, p.604-614, June 2000 [doi>10.1109/71.862210]
• 2: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 3: Nelson Luiz Passos , Edwin Hsing-Mean Sha, Scheduling of uniform multidimensional systems under resource constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.719-730, Dec. 1998 [doi>10.1109/92.736145]
• 4: Meikang Qiu , Zhiping Jia , Chun Xue , Zili Shao , Edwin H.-M. Sha, Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP, Journal of VLSI Signal Processing Systems, v.46 n.1, p.55-73, January 2007 [doi>10.1007/s11265-006-0002-0]
• 5: Zhong Wang , Xiaobo Sharon Hu, Energy-aware variable partitioning and instruction scheduling for multibank memory architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.369-388, April 2005 [doi>10.1145/1059876.1059885]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Algorithms, Performance

Keywords:
loop scheduling, low power design, multi-module memory, partition, prefetching, probability