|
ABSTRACT
The article represents an approach of designing multiprocessor parallel architecture based on message passing paradigm in one of the Xilinx Spartan 3 family chips. Compared to the Flynn's taxonomy it falls in MIMD architectures with SPMD program model. Each node consist PicoBlaze -- 8-bits RISC microcontroller, local memory and communication assistant. Nodes are connected using custom-made network switch. Software abstraction model of the system is hierarchically designed in three layers. The lowest one is responsible for communication protocols and State Machines. The second one consists implementations of MPI_Send and MPI_Receive functions, which deliver abstraction for layer three -- program realization. Evaluation of the system is made -- system acceleration is measured using scalability of data and hardware resources.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
| |
3
|
|
| |
4
|
|
| |
5
|
|
| |
6
|
|
| |
7
|
|
| |
8
|
Zaykov P., Kamburov G.(2006) -- Parallel architecture implemented in FPGA based on message passing system -- Proc. of Computer Science 2006, Istanbul Turkey
|
| |
9
|
Cyrillic text. 2004.
|
| |
10
|
Xilinx web site -- http://www.xilinx.com/
|
|