Sizing and placement of charge recycling transistors in MTCMOS circuits

ABSTRACT

A downside of using Multi-Threshold CMOS (MTCMOS) technique for leakage reduction is the energy consumption during transitions between sleep and active modes. Previously, a charge recycling (CR) MTCMOS architecture was proposed to reduce the large amount of energy consumption that occurs during the mode transitions in power-gated circuits. Considering the RC parasitics of the virtual ground and VDD lines, proper sizing and placement of charge-recycling transistors is key to achieving the maximum power saving. In this paper, we show that the sizing and placement problems of charge-recycling transistors in CR-MTCMOS can be formulated as a linear programming problem, and hence, can be efficiently solved using standard mathematical programming packages. The proposed sizing and placement techniques allow us to employ the CR-MTCMOS solution in large row-based standard cell layouts while achieving nearly the full potential of this power-gating architecture, i.e., we achieve 44% saving in switching energy due to the mode transition in CR-MTCMOS compared to standard MTCMOS.

REFERENCES

• 1: James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774593]
• 2: S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multi threshold-voltage CMOS," IEEEJSSC, vol. 30. pp. 847--854, Aug., 1995.
• 3: James Kao , Anantha Chandrakasan , Dimitri Antoniadis, Transistor sizing issues and tool for multi-threshold CMOS technology, Proceedings of the 34th annual conference on Design automation, p.409-414, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266182]
• 4: James Kao , Siva Narendra , Anantha Chandrakasan, MTCMOS hierarchical sizing based on mutual exclusive discharge patterns, Proceedings of the 35th annual conference on Design automation, p.495-500, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277180]
• 5: Mohab Anis, S. Areibi, and M. Elmasry, "Design and Optimization of Multithreshold CMOS (MTCMOS) Circuits," IEEE Transactions on CAD of Integrated Circuits and Systems, October 2003.
• 6: V. Khandelwal , A. Srivastava, Leakage control through fine-grained placement and sizing of sleep transistors, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.533-536, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382635]
• 7: Ehsan Pakbaznia , Farzan Fallah , Massoud Pedram, Charge recycling in MTCMOS circuits: concept and analysis, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146940]
• 8: Afshin Abdollahi , Farzan Fallah , Massoud Pedram, An effective power mode transition technique in MTCMOS circuits, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065594]
• 9: W. C. Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifier", J. Appl. Phys., vol. 19, no. 1, pp. 55--63, 1948.
• 10: Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871549]
• 11: P. R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristics of Resistive Interconnect for Accurate Delay Estimation," Proc. of IEEE int'l Conf. on Computer Aided Design, pp.512--515, 1989.
• 12: A. B. Kahng , S. Muddu, Improved Effective Capacitance Computations for Use in Logic and Layout Optimization, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.578, January 10-13, 1999