Voltage island-driven floorplanning

ABSTRACT

Energy efficiency has become one of the most important issues to be addressed in today's System-on-a-Chip (SoC) designs. One way to lower the power consumption is to reduce the supply voltage. Multi-supply voltage (MSV) is thus introduced to provide higher flexibility in controlling the power and performance trade-off. In region-based MSV, circuits are partitioned into "voltage islands" where each island occupies a contiguous physical space and operates at one supply voltage. These tasks of island partitioning and voltage level assignments should be done simultaneously in the floorplanning process in order to take those important physical information into consideration. In this paper, we consider this core-based voltage island driven floorplanning problem including islands with power down mode, and propose a method to solve it. Given a candidate floorplan solution represented by a normalized Polish expression, we are able to obtain optimal voltage assignment and island partitioning (including islands with power down mode) simultaneously to minimize the total power consumption. Simulated annealing is used as the basic searching engine. By using this approach, we can achieve significant power savings (up to 50%) for all data sets, without any significant increase in area and wire length. Our floorplanner can also be extended to minimize the number of level shifters between different voltage islands and to simplify the power routing step by placing the islands in proximity to the corresponding power pins.

REFERENCES

• 1: D. F. Wong , C. L. Liu, A new algorithm for floorplan design, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.101-107, July 1986, Las Vegas, Nevada, United States
• 2: Jingcao Hu , Youngsoo Shin , Nagu Dhanwada , Radu Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013283]
• 3: Wan-Ping Lee , Hung-Yi Liu , Yao-Wen Chang, Voltage island aware floorplanning for power and timing optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233579]
• 4: Shengqi Yang , Wayne Wolf , N. Vijaykrishnan , Yuan Xie, Reliability-Aware SOC Voltage Islands Partition and Floorplan, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.343, March 02-03, 2006 [doi>10.1109/ISVLSI.2006.79]
• 5: W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , N. Dhanwad , J. Conner, Temperature-Aware Voltage Islands Architecting in System-on-Chip Design, Proceedings of the 2005 International Conference on Computer Design, p.689-696, October 02-05, 2005 [doi>10.1109/ICCD.2005.103]
• 6: Huaizhi Wu , I-Min Liu , M. D. F. Wong , Yusu Wang, Post-placement voltage island generation under performance requirement, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.309-316, November 06-10, 2005, San Jose, CA
• 7: Wai-Kei Mak , Jr-Wei Chen, Voltage Island Generation under Performance Requirement for SoC Designs, Proceedings of the 2007 conference on Asia South Pacific design automation, p.798-803, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358087]
• 8: Royce L. S. Ching , Evangeline F. Y. Young , Kevin C. K. Leung , Chris Chu, Post-placement voltage island generation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233632]