MOSFET modeling for 45nm and beyond

ABSTRACT

Compact MOSFET models are a critical link between technology and design. The inexorable reduction in supply voltage and geometry to 45nm and below adds or emphasizes physical effects not important in the past, and so continues to expand the requirements for MOSFET models. At and below 45nm, process variations, reliability, proximity effects, high-k gate materials, and non-classical device structures all challenge modeling. This tutorial presents fundamentals and evolution of compact MOSFET models, and techniques to address the new challenges.

REFERENCES

• 1: H. K. Gummel and H. C. Poon, "An integral charge control model of bipolar transistors," BSTJ, vol. 49, pp. 827--851, 1970.
• 2: H. C. Pao and C.-T. Sah, "Effects of diffusion current on characteristics of metal-oxide (insulator) semiconductor transistors," Solid-State Electronics, vol. 9, pp. 927--937, 1966.
• 3: H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," IEEE J. Solid-State Circuits, vol. SC-3, no. 3, pp. 285--289, Sep. 1968.
• 4: M. A. Maher and C. A. Mead, Advanced Research in VLSI, Cambridge MA: MIT Press, 1987.
• 5: Y. H. Byun, K. Lee and M. Shur, "Unified charge control model and subthreshold current in heterostructure field-effect transistors," IEEE Electron Dev. Letters, vol. 11, no. 1, pp. 50--53, Jan 1990.
• 6: C. K. Park, C.-Y. Lee, K. Lee, B.-J. Moon, Y. H. Byun and M. Shur, "A unified current-voltage model for long-channel nMOSFET's," IEEE Trans. Electron Dev., vol. 38, no. 2, pp. 399--406, Feb. 1991.
• 7: Christian C. Enz , François Krummenacher , Eric A. Vittoz, An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications, Analog Integrated Circuits and Signal Processing, v.8 n.1, p.83-114, July 1995 [doi>10.1007/BF01239381]
• 8: A. I. A. Cunha, M. C. Schneider, and C. Calup-Montoro, "An explicit physical model for the long-channel MOS transistor including small-signal parameters," Solid-State Electronics, vol. 43, no. 3, pp. 1945--1952, Nov. 1995.
• 9: T.-L. Chen and G. Gildenblat, "Symmetric bulk charge linearisation in charge-sheet MOSFET model," Electronics Letters, vol. 37, no. 12, pp. 791--793, Jun. 2001.
• 10: G. Gildenblat, X. Li, W. Wu, H. Wang, A. Jha, R. van Langevelde, G. D. J. Smit, A. J. Scholten, and D. B. M. Klaassen, "PSP: An advanced surface-potential-based MOSFET model for circuit simulation, IEEE Trans. Electron Dev., vol. 43, no. 9, pp. 1979--1993, Sep. 2006.
• 11: International Technology Roadmap for Semiconductors, 2007.
• 12: W. Zhao and Y. Cao, "New generation of predictive technology model for sub-45nm early design exploration, "IEEE Trans. Electron Dev., vol. 53, no. 11, pp. 2816--2823, Nov. 2006.
• 13: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 14: S. K. Springer, S. Lee, N. Lu, W. J. Nowak, J.-O. Plouchart, J. S. Watts, R. Q. Williams, and N. Zamdmer, "Modeling of variation in submicrometer CMOS ULSI technologies," IEEE Trans. Electron Dev., vol. 53, no. 9, pp. 2168--2006, Sep. 2006.
• 15: K. Agarwal, F. Liu, C. McDowell, S. Nassif, K. Mowka, M. Palmer, D. Acharyya, and J. Plusquellic, "A test structure for characterizing local device mismatches," VLSI Circuits Symp., pp. 67--68, 2006.
• 16: C. C. McAndrew and P. G. Drennan, "Device correlation: modeling using uncorrelated parameters, characterization using ratios and differences," Proc. NanoTech WCM, pp. 698--702, 2006.
• 17: J. A. Power, B. Donellan, A. Mathewson, and W. A. Lane, "Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realist worst-case design," IEEE Trans. Semicond. Manufact., vol. 7, pp. 306--318, 1994.
• 18: C. C. McAndrew, Efficient statistical modeling for circuit simulation, Design of system on a chip: devices & components, Kluwer Academic Publishers, Norwell, MA, 2004
• 19: V. Reddy, A. T. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan, T. Rost, and S. Krishnan, "Impact of negative bias temperature instability on digital circuit reliability," IEEE IRPS, pp. 248--254, 2002.
• 20: M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," Microelectronics Reliability, vol. 45, pp. 71--81, 2005.
• 21: W. Wang, V. Reddy, A. T. Krishnan, R. Vattikonda, S. Krishnan, Y. Cao, "An integrated modeling paradigm of circuit reliability for 65nm CMOS technology," to be published at IEEE CICC 2007.
• 22: S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, S. Vrudhula, "Predictive modeling of the NBTI effect for reliable design," Proc. IEEE CICC, pp. 189--192, 2006.
• 23: Compact Model Council "Guide for Extracting Well Proximity Effect Instance Parameters," {Online} Available: http://www.geia.org → Councils & Committees →→ SSTC Technical Committees → CMC -- Compact Model Council → Standard Models and Downloads
• 24: J. Watts, K.-W. Su, and M. Basel, "Netlisting and modeling well-proximity effects," IEEE Trans. Electron Dev., vol. 53, no. 9, pp. 2179--2186, Sep. 2006.
• 25: P. G. Drennan, M. L. Kniffin, and D. R. Locascio, "Implications of proximity effects for analog design," Proc. IEEE CICC, pp. 169--176, 2006.
• 26: X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, and J. Kedzierski., "Sub-50nm FinFET: PFET," in Proc. IEEE IEDM, pp. 679--682, Dec. 2003.
• 27: Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007 [doi>10.1145/1229175.1229176]
• 28: L. W. Nagel, "Simulation Program with Integrated Circuit Emphasis," UCB/ERL Memorandum M352, 1973.
• 29: I. Getreu, "the problem with SPICE2 was it was so good it stifled circuit simulator development for decades," IEEE BMAS Keynote, 2001.
• 30: L. W. Nagel, personal communication.
• 31: L. Lemaitre, C. C. McAndrew, and S. Hamm, "ADMS-automated device model synthesizer," Proc. IEEE CICC, pp. 27--30, May 2002.
• 32: D. Nadezhin , S. Gavrilov , A. Glebov , Y. Egorov , V. Zolotov , D. Blaauw , R. Panda , M. Becer , A. Ardelea , A. Patel, SOI Transistor Model for Fast Transient Simulation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.120, November 09-13, 2003 [doi>10.1109/ICCAD.2003.125]
• 33: Min Chen , Wei Zhao , Frank Liu , Yu Cao, Fast statistical circuit analysis with finite-point based transistor model, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France