| Principle Hessian direction based parameter reduction with process variation |
| Full text |
Pdf
(262 KB)
|
| Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
table of contents
San Jose, California
SESSION: Advances in model order reduction techniques for interconnect analysis
table of contents
Pages 632-637
Year of Publication: 2007
ISBN ~ ISSN:1092-3152 , 1-4244-1382-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
IEEE Press
Piscataway, NJ, USA
|
| Bibliometrics |
Downloads (6 Weeks): 5, Downloads (12 Months): 27, Citation Count: 2
|
|
|
ABSTRACT
As CMOS technology enters the nanometer regime, the increasing process variation is bringing manifest impact on circuit performance. In this paper, we propose a Principle Hessian Direction (PHD) based parameter reduction approach. This new approach relies on the impact of each parameter on circuit performance to decide whether keeping or reducing the parameter. Compared with the existing principle component analysis (PCA) method, this performance based property provides us a significantly smaller set of parameters after reduction. The experimental results also support our conclusions. In all cases, an average of 53% of reduction is observed with less than 3% error in the mean value and less than 8% error in the variation.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2006 update, http://public.itrs.net
|
 |
2
|
C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
[doi> 10.1145/996566.996663]
|
 |
3
|
Kanak Agarwal , Dennis Sylvester , David Blaauw , Frank Liu , Sani Nassif , Sarma Vrudhula, Variational delay metrics for interconnect timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
[doi> 10.1145/996566.996675]
|
| |
4
|
J. M. Wang, J. Li, S. Yanamanamanda, L. K. Vakati, K. K. Muchherla, Modeling the Driver-Load in the Presence of Process Variations, Computer-Aided Design of Integrated Circuits and Systems, IEEE Trans. on Computer-Aided Design, Vol.25, Issue 10, pp 2264--2275, October 2006
|
| |
5
|
K. C. Li, Sliced inverse regression for dimension reduction, with discussions, J. Amer. Statistitian Assos. pp 316--342, 86, 1991.
|
| |
6
|
N. Duan and K. C. Li, Slicing Regression: a Link-Free Regression Method, Annals of Statistics, Vol. 19, No. 2, pp 505--530, June, 1991
|
| |
7
|
K. C. Li, High dimensional data analysis via the SIR/PHD approach, Lecture Notes, http://www.stat.ucla.edu/kcli/,
|
| |
8
|
C. Stein, Estimation of the mean of a multivariate normal distribution, Ann. Stat, pp 1135--1151, September 1981.
|
 |
9
|
|
| |
10
|
|
| |
11
|
X. Yin, and E. Bura, Moment Based Dimension Reduction for Multivariate Response Regression, technical report, Janurary 20, 2005.
|
| |
12
|
Heng-Hui Lue, "Principal Hessian Directions for regression with measurement error" Biometrika 2004 91: 409--423;
|
| |
13
|
|
|