ReChannel: Describing and simulating reconfigurable hardware in systemC

ABSTRACT

With the ongoing integration of (dynamic) reconfiguration into current system models, new methodologies and tools are needed to help the designer during the development process. This article introduces a language extension for SystemC along with a design methodology for describing and simulating dynamically reconfigurable systems at all levels of abstraction. The presented library provides maximum freedom of description of reconfiguration behavior and its control, while featuring simulation of runtime configuration, removal, and exchange of custom modules as well as third-party IP-cores during the complete architecture refinement process. When designing at RT-level, the resulting hardware description can easily be synthesized by standard synthesis tools.

REFERENCES

• 1: Adriatic Consortium. 2002. Advanced methodolgy for designing reconfigurable SoC and application-targeted IP-entities in wireless communications webpage. http://www.imec.be/adriatic.
• 2: P. Bellows , B. Hutchings, JHDL - An HDL for Reconfigurable Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.175, April 15-17, 1998
• 3: Benkhermi, I., Benkhelifa, A., Chillet, D., Pillement, S., Prévotet, J.-C., and Verdier, F. 2005. System-Level modelling for reconfigurable SoCs. In the 20th Conference on Design of Circuits and Integrated Systems (DCIS), Lisboa, Portugal.
• 4: Bouldin, D. 2005. Enabling killer applications of reconfigurable systems: Ersa keynote and introduction. In Proceedings of the Engineering of Reconfigurable System and Algorithm (ERSA), T. P. Plaks, ed. CSREA Press, 7--16.
• 5: Alisson V. De Brito , Elamr U. K. Melcher , Wilson Rosas, An open-source tool for simulation of partially reconfigurable systems using SystemC, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.434, March 02-03, 2006 [doi>10.1109/ISVLSI.2006.23]
• 6: Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002 [doi>10.1145/508352.508353]
• 7: Grimpe, E. and Oppenheimer, F. 2002. Aspects of object oriented hardware modelling with SystemC-Plus. In System on Chip Design Languages. Extended Papers: Best of FDL'01 and HDLCon'01. Kluwer Academic, 213--223.
• 8: Hartmann, P. A. and Anlauf, J. K. 2004. On actors and objects---OOP in system level design. In the Forum on Specification and Design Languages (FDL), Lille, France.
• 9: IEEE Standards Association. 2005. IEEE Std. 1666--2005 Open SystemC Language Reference Manual. IEEE Press.
• 10: Patrick Lysaght , Jon Stockwood, A simulation tool for dynamically reconfigurable field programmable gate arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.3, p.381-390, Sept. 1996 [doi>10.1109/92.532038]
• 11: Open SystemC Initiative. 1999. OSCI webpage. http://www.systemc.org/home.
• 12: Antti Pelkonen , Kostas Masselos , Miroslav Cupák, System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.174.2, April 22-26, 2003
• 13: Andreas Raabe , Blazej Bartyzel , Joachim K. Anlauf , Gabriel Zachmann, Hardware Accelerated Collision Detection - An Architecture and Simulation Results, Proceedings of the conference on Design, Automation and Test in Europe, p.130-135, March 07-11, 2005 [doi>10.1109/DATE.2005.167]
• 14: Raabe, A., Hochgürtel, S., Zachmann, G., and Anlauf, J. K. 2006a. Hardware-Accelerated collision detection using bounded-error fixed-point arithmetic. In Proceedings of the 14the International Conference in Central Europe on Computer Graphics, Visualization and Computer Vision, 17--24.
• 15: Andreas Raabe , Stefan Hochgürtel , Joachim Anlauf , Gabriel Zachmann, Space-efficient FPGA-accelerated collision detection for virtual prototyping, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
• 16: Schallenberg, A., Oppenheimer, F., and Nebel, W. 2004. Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS. In the Forum on Specification and Design Languages, Lille, France.
• 17: Tiensyrja, K., Qu, Y., Zhang, Y., Miroslav, C., Rynders, L., Vanmeerbeeck, G., Masselos, K., Potamianos, K., and Pettisalo, M. 2004. Systemc and Ocapi-XL based system-level design for reconfigurable systems-on-chip. In the Forum on Design Languages (FDL).
• 18: Tredennick, N. and Shimamoto, B. 2003. The rise of reconfigurable systems. In Engineering of Reconfigurable Systems and Algorithms, T. P. Plaks, ed. CSREA Press, 3--12.
• 19: Wayne Wolf, A Decade of Hardware/Software Codesign, Computer, v.36 n.4, p.38-43, April 2003 [doi>10.1109/MC.2003.1193227]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Hardware description languages

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

General Terms:
Design, Languages

Keywords:
Reconfigurable hardware, SystemC, dynamic reconfiguration, hardware description, refinement, simulation