|
ABSTRACT
To mitigate the impact of fabrication process in the performance of Bandgap Voltage References (BGR) usually a trim circuit is included. This technique results in more die area and longer test times. Reducing the trim range reduces the area overhead and test time. Other factor that can also limit the performance of BGR circuits is the output noise, generated by integrated devices or from the supply voltage. This work studies how the output noise and variability due to process variations can impact the design and applicability of the trim circuit. For this proposal, three BGR 's were designed in a commercial 0.35 µm CMOS technology. Results show that in high-order BGR's, where the output noise is more relevant, the output noise must be properly accounted for in the design of the BGR and trim circuit. This leads to reduced trim range and proper prediction of the maximum precision that can be achieved.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Widlar, R. J.; "New Developments in IC Voltage Regulators", IEEE Journal of Solid-State Circuits, Vol. SC-6, No.1, pp 2--7, Fev. 1971
|
| |
2
|
Annema, A.J.; "Low-power Bandgap references featuring DTMOSTs", Solid-State Circuits, IEEE Journal, Vol. 34, Issue 7, Jul 1999, pp. 949--955
|
| |
3
|
Sengupta, S.; Carastro, L.; Allen, P. E. "Design Considerations in Bandgap References over process variations", Circuits and Systems, ISCAS 2005, IEEE International Symposium. Vol. 4, pp. 3869--3872, May, 2005.
|
| |
4
|
Gupta, V.; Rincon-Mora, A. "Predicting the effects of error sources in Bandgap Reference Circuits and evaluating ther design implications" Circuits and Systems, MWSCAS, The 2002 45th Midwest Symposium on Volume 3, Issue 4-7 Aug. 2002, pp. III--575--III--578
|
| |
5
|
Pelgrom, M.J.M. Duinmaijer, A.C.J. Welbers, A.P.G.; "Matching Properties of MOS transistors" Solid-State Circuits, IEEE Journal of Volume 24, Issue 5, pp. 1433--1439, 1989
|
| |
6
|
|
| |
7
|
|
| |
8
|
W.T. Holman, "A Low Noise CMOS Voltage Reference", PH.D. Dissertation, Georgia Institute of Technology, 1994
|
| |
9
|
Jiang, Y.; and Lee, E. K. F.; "A Low Voltage Low 1/f Noise CMOS Bandgap Reference", Circuits and Systems, ISCAS 2005, IEEE International Symposium. Vol.4, Issue, 23-26, pp. 3877--3888, 2005.
|
| |
10
|
S. W. Hsiao, Y. C. Huang, D. Liang, H. W. K. Chen, H.S,; "A 1.5-V 10-ppm/oC 2nd-Order Curvature-Compensated CMOS Bandgap Reference with Trimming," Circuit and Systems, ISCAS 2006, IEEE International Symposium, May, 2006.
|
| |
11
|
Rincon-Mora, G. A. "Voltage References: From Diodes to Precision High-Order Bandgap Circuits, "IEEE Press, John Wiley & Sons, Inc., 2002, Pages: 192.
|
| |
12
|
Spectre Circuit Simulator Reference, Cadence Design. Systems, Product Version 5.0, June 2003.
|
| |
13
|
"0.35-mm CMOS C35 Process Parameteres", Austria Mikro Systeme International AG, Schloss Premstatten, Austria, Doc.172, Rev2.
|
| |
14
|
"0.35-mm CMOS C35 Matching Parameteres", Austria Mikro Systeme International AG, Schloss Premstatten, Austria, Doc.228, Rev1.
|
| |
15
|
Song, B.S. Gray, P.R.; "Precision curvature-compensated CMOS Bandgap reference" Solid-State Circuits, IEEE Journal of Volume 18, Issue 6, Dec 1983, Pages(s): 634--643.
|
| |
16
|
Nicollini, G.; Senderowicz, D.; "A CMOS bandgap reference for differential signal processing", Solid-State Circuits, IEEE Journal of Volume 26, Issue 1, Jan 1991, Pages(s) 41--50.
|
|