ACM Home Page
Please provide us with feedback. Feedback
A deferred-workload-based inter-task dynamic voltage scaling algorithm for portable multimedia devices
Full text PdfPdf (397 KB)
Source
International Conference On Communications And Mobile Computing archive
Proceedings of the 2007 international conference on Wireless communications and mobile computing table of contents
Honolulu, Hawaii, USA
SESSION: Mobile computing symposium: multimedia coding and optimization table of contents
Pages: 677 - 682  
Year of Publication: 2007
ISBN:978-1-59593-695-0
Authors
Yu-Hang Tsai  National Chiao Tung University, Hsinchu, Taiwan Roc
Kuochen Wang  National Chiao Tung University, Hsinchu, Taiwan Roc
Jheng-Ming Chen  National Chiao Tung University, Hsinchu, Taiwan Roc
Sponsors
ACM: Association for Computing Machinery
SIGDOC : ACM Special Interest Group on Systems Documentation
SIGWEB: ACM Special Interest Group on Hypertext, Hypermedia, and Web
SIGAPP: ACM Special Interest Group on Applied Computing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 27,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1280940.1281084
What is a DOI?

ABSTRACT

In this paper, we propose a deferred-workload-based inter-task DVS (dynamic voltage scaling) algorithm (dwDVS), which has two features, for portable multimedia devices. The first is that we reserve a time interval for each task to execute and its workload can be completed in this time interval even in the worst-case condition, which means that the actual workload (execution time) of each task is equal to its worst-case execution time. In this way, we can estimate the slack time from lower priority tasks more aggressively. The second is that we defer these reserved time intervals, which means that a reserved time interval will be shifted to the deadline of its corresponding task as close as possible. Thus, the operating frequency can be reduced even without slack time. Simulation results show that the proposed dwDVS reduces the energy consumption by 40-70%, 10-20%, and 3-10% compared with the static voltage scaling (Static), laEDF, and DRA algorithms, respectively, and approaches theoretical low bound (Bound) by a margin of at most 12%.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
B. Moyer, "Low-Power Design for Embedded Processors," in Proceedings of IEEE, Volume 89, Issue 11, pp. 1576--1587, November 2001.
 
4
Intel, PXA255 Processor Electrical, Mechanical, and Thermal Specification, 2004.
 
5
Intel, PXA270 Processor Electrical, Mechanical, and Thermal Specification, 2004.
 
6
Transmeta Corporation, http://www.transmeta.com/
 
7
 
8
 
9
 
10
 
11
12
 
13
 
14
 
15
 
16
J. Lehoczkym L. Sha, and Y. Ding, "The Rate Monotonic Scheduling Algorithm: Exact Characterization and Average Case Behavior," in Proceedings of the IEEE Real-Time Systems Symposium, pp. 166--171, December 1989.
17

Collaborative Colleagues:
Yu-Hang Tsai: colleagues
Kuochen Wang: colleagues
Jheng-Ming Chen: colleagues