ACM Home Page
Please provide us with feedback. Feedback
A branching process model for observability analysis of combinational circuits
Full text PdfPdf (602 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 28th ACM/IEEE Design Automation Conference table of contents
San Francisco, California, United States
Pages: 452 - 457  
Year of Publication: 1991
ISBN:0-89791-395-7
Authors
Sarma Sastry  Electrical Engineering Systems Department, University of Southern California, Los Angeles, CA
Amitava Majumdar  Electrical Engineering Systems Department, University of Southern California, Los Angeles, CA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 3,   Citation Count: 1
Additional Information:

references   cited by   index terms   collaborative colleagues   peer to peer  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/127601.127711
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
P. Agrawal and V. D. Agrawal, Probabilistic Analysis of Random Test Generation Method for lrredundant Combinational Logic Networks, IEEE Trans. on Computers, Vol. C-24, July 1975, pp. 691-695.
 
2
V. D. Agrawal, H. Farhat and S. Seth, Test Generation by Fault Sampling, Proc. ICCD '88, Oct. 1988, pp 58-61.
 
3
F. Brglez and H. Fujiwara, A neutral netlist o.f ten combinational benchmark circuits and a target simulator in Fortran, Proc. IEEE Intl. Sym. on Circuits and Systems, June 1985, Kyoto, Japan.
4
 
5
W. Feller,An Introduction to Probability Theory and its Applicaions, Vol-I, John Wiley & Sons, New York, NY. 1968.
 
6
N. L. Johnson and S. Kotz, Discrete Distributions, Houghton Mifflin Co., Boston, MA. 1969.
 
7
 
8
E. J. McCluskey, Built-In Self-Test Techniques, Design and Test of Computers, Vol. 2, No. 2, pp. 21-28, 1985.
 
9
E. J. McCluskey, S. Makar, S. Mourad and K. D. Wagner, Probability Models .for Pseudorandom Test Sequences, IEEE Trans. on Computer Aided Design, Vol. 7, Jan. 1988, pp 68-74.
 
10
J. Savir, G. S. Ditlow and P. H. Bardell, Random Pattern Testability, IEEE Trans. on Computers, Vol. C-33, Jan. 1984, pp. 79-90.
 
11
S. C. Seth, L. Pan and V. D. Agrawal, PREDICT: Probabilistic Estimation of Digital Circuit Testability, Proc. FTCS-15, 1985, pp. 220-225.


Collaborative Colleagues:
Sarma Sastry: colleagues
Amitava Majumdar: colleagues

Peer to Peer - Readers of this Article have also read: