Accurate and scalable reliability analysis of logic circuits

ABSTRACT

Reliability of logic circuits is emerging as an important concern that may limit the benefits of continued scaling of process technology and the emergence of future technology alternatives. Reliability analysis of logic circuits is NP-hard because of the exponential number of inputs, combinations and correlations in gate failures, and their propagation and interaction at multiple primary outputs. By coupling probability theory with concepts from testing and logic synthesis, this paper presents accurate and scalable algorithms for reliability analysis of logic circuits. Simulation results for several benchmark circuits demonstrate the accuracy, performance, and potential applications of the proposed analysis technique.

REFERENCES

• 1: J. D. Meindl et al., "Limits on silicon nanoelectronis for terascale integration," Science, vol. 293, pp. 2044--2049, Sep. 2001.
• 2: George Bourianoff, The Future of Nanocomputing, Computer, v.36 n.8, p.44-53, August 2003 [doi>10.1109/MC.2003.1220581]
• 3: J. von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," in Automata Studies (C. E. Shannon and J. McCarthy, eds.), pp. 43--98, Princeton University Press, 1956.
• 4: A. Sadek, K. Nikolić, and M. Forshaw, "Parallel information and computation with restitution for noise-tolerant nanoscale logic networks," Nanotechnology, vol. 15, pp. 192--210, Jan. 2004.
• 5: Smita Krishnaswamy , George F. Viamontes , Igor L. Markov , John P. Hayes, Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices, Proceedings of the conference on Design, Automation and Test in Europe, p.282-287, March 07-11, 2005 [doi>10.1109/DATE.2005.47]
• 6: T. Rejimon and S. Bhanja, "Scalable probabilistic computing models using Bayesian networks," in Proc. Intl. Midwest Symposium on Circuits and Systems, pp. 712--715, 2005.
• 7: T. Larrabee, "Test pattern generation using Boolean satisfiability," IEEE Trans. Computer-aided Design, vol. 11, pp. 4--15, Jan. 1992.
• 8: S. Ercolani et al., "Estimate of signal probability in combinational logic networks," in Proc. European Test Conference, pp. 132--138, 1989.