Interactive presentation: Pulse propagation for the detection of small delay defects

ABSTRACT

This paper addresses the problems related to resistive opens and bridging faults which cannot be detected using delay fault testing because they lie out of the most critical paths. Even if the induced defect is not large enough to result in timing violations, these faults may give rise to reliability problems. To detect them, we propose a testing method that is based on the propagation of pulses within the faulty circuit and that exploits the degraded capabity of faulty paths to propagate pulses. The effectiveness of the proposed method is analyzed at the electrical level and compared with the use of reduced clock period which can detect the same class of faults. Results show similar performance in the case of resistive opens and better performance in the case of bridgings. Moreover, the proposed approach is not affected by problems on the clock distribution network.

REFERENCES

• 1: Keith Baker , Guido Gronthoud , Maurice Lousberg , Ivo Schanstra , Charles Hawkins, Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation, Proceedings of the 1999 IEEE International Test Conference, p.467, September 28-30, 1999
• 2: Michele Favalli , Piero Olivo , Bruno Riccò, Dynamic effects in the detection of bridging faults in CMOS ICs, Journal of Electronic Testing: Theory and Applications, v.3 n.3, p.197-205, Aug. 1992 [doi>10.1007/BF00134730]
• 3: P. Nigh, "The importance of on-line testing to enhance high-reliability performance," in Proc. of ITC, p. 1281, 2003.
• 4: Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 5: Haihua Yan , Adit D. Singh, Evaluating the Effectiveness of Detecting Delay Defects in the Slack Interval: A Simulation Study, Proceedings of the International Test Conference on International Test Conference, p.242-251, October 26-28, 2004
• 6: Bram Kruseman , Ananta K. Majhi , Guido Gronthoud , Stefan Eichenberger, On Hazard-free Patterns for Fine-delay Fault Testing, Proceedings of the International Test Conference on International Test Conference, p.213-222, October 26-28, 2004
• 7: A. Singh, "A self-timed structural test methodology for timing anomalies due to defects and process variations," in Proc. of ITC, pp. (5.1) 1--6, 2005.
• 8: K. Bowman et al., "Impact of die-to-die and within-die parameter fluctuations for the maximum clock frequency distribution for Gigascale integration," IEEE JSSC, vol. 37, no. 2, pp. 183--190, 2002.
• 9: Cecilia Metra , Michele Favalli , Bruno Riccò, Self-Checking Detection and Diagnosis of Transient, Delay, and Crosstalk Faults Affecting Bus Lines, IEEE Transactions on Computers, v.49 n.6, p.560-574, June 2000 [doi>10.1109/12.862216]
• 10: M. Omana et al., "A model for transient fault propagation in combinational logic," in IEEE On-Line Test Symposium, pp. 111--115, 2003.