Analytical router modeling for networks-on-chip performance analysis

ABSTRACT

Networks-on-Chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largely based on simulation which, besides being extremely slow, provides little insight on how different design parameters affect the actual network performance. Therefore, it is practically impossible to use simulation for optimization purposes. In this paper, we first present a generalized router model and then utilize this novel model for doing NoC performance analysis. The proposed model can be used not only to obtain fast and accurate performance estimates, but also to guide the NoC design process within an optimization loop. The accuracy of our approach and its practical use is illustrated through extensive simulation results.

REFERENCES

• 1: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 2: Dimitri Bertsekas , Robert Gallager, Data networks, Prentice-Hall, Inc., Upper Saddle River, NJ, 1987
• 3: William J. Dally, Performance Analysis of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.39 n.6, p.775-785, June 1990 [doi>10.1109/12.53599]
• 4: William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
• 5: J. Dielissen, et al., "Concepts and implementation of the Philips network-on-chip," in Proc. IP-based SoC Design, Nov. 2003.
• 6: Jeffrey T. Draper , Joydeep Ghosh, A comprehensive analytical model for wormhole routing in multicomputer systems, Journal of Parallel and Distributed Computing, v.23 n.2, p.202-214, Nov. 1994 [doi>10.1006/jpdc.1994.1132]
• 7: W. Guan, W. Tsai, and D. Blough, "An analytical model for wormhole routing in multicomputer interconnection networks," in Proc. Intl. Parallel Processing Symposium, Apr., 1993.
• 8: Zvika Guz , Isask'har Walter , Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Efficient link capacity and QoS design for network-on-chip, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 9: J. Hu and R. Marculescu, "Energy- and performance-aware mapping for regular NoC architectures," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005.
• 10: J. Hu, et. al., "System-level buffer allocation for application-specific networks-on-chip router design," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, 25(12), Dec. 2006.
• 11: P. Hu and L. Kleinrock, "An analytical model for wormhole routing with finite size input buffers," 15th Intl. Teletraffic Congress, June 1997.
• 12: Paul Lieverse , Pieter Van Der Wolf , Kees Vissers , Ed Deprettere, A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.197-207, November 2001 [doi>10.1023/A:1012231429554]
• 13: Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
• 14: Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
• 15: U. Y. Ogras and R. Marculescu, "'It's a small world after all': NoC performance optimization via long-range link insertion," IEEE Trans, on VLSI, 14(7), 2006.
• 16: Mohamed Ould-Khaoua , Hamid Sarbazi-Azad, An Analytical Model of Adaptive Wormhole Routing in Hypercubes in the Presence of Hot Spot Traffic, IEEE Transactions on Parallel and Distributed Systems, v.12 n.3, p.283-292, March 2001 [doi>10.1109/71.914770]
• 17: H. Takagi, Queueing Analysis, Vol. 2: Finite Systems. Elsevier, 1993.
• 18: Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004 [doi>10.1109/TVLSI.2003.820523]