Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture

ABSTRACT

In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architecture has been designed to be used in a Globally Asynchronous Locally Synchronous clusterized Multi Processors System on Chip. The 5 relevant parameters are Silicon Area, Network Saturation Threshold, Communication Throughput, Packet Latency and Power Consumption. Both architectures have been physically implemented and simulated by SystemC/VHDL co-simulation. The electrical parameters have also been evaluated by post layout SPICE simulation for a 90nm CMOS fabrication process, taking into account the long wire effects.

REFERENCES

• 1: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 2: Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital), Stanford University, Stanford, CA, 1985
• 3: Santiago Gonzalez Pestana , Edwin Rijpkema , Andrei Rdulescu , Kees Goossens , Om Prakash Gangwal, Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach, Proceedings of the conference on Design, automation and test in Europe, p.20764, February 16-20, 2004
• 4: Paul Wielage , Kees Goossens, Networks on Silicon: Blessing or Nightmare?, Proceedings of the Euromicro Symposium on Digital Systems Design, p.196, September 04-06, 2002
• 5: J. Sparsø, "Future Networks-on-Chip; will they be Synchronous or Asynchronous?" (Invited talk), SSoCC 2004
• 6: Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
• 7: Adrijean Andriahantenaina , Alain Greiner, Micro-Network for SoC: Implementation of a 32-Port SPIN network, Proceedings of the conference on Design, Automation and Test in Europe, p.11128, March 03-07, 2003
• 8: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 9: J. Dielissen, A. Rǎdulescu, K. Goossens, E. Rijpkema, "Concepts and Implementation of the Philips Network-on-Chip", IP-SOC 2003
• 10: Matteo Dall'Osso , Gianluca Biccari , Luca Giovannini , Davide Bertozzi , Luca Benini, xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs, Proceedings of the 21st International Conference on Computer Design, p.536, October 13-15, 2003
• 11: Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
• 12: John Bainbridge , Steve Furber, Chain: A Delay-Insensitive Chip Area Interconnect, IEEE Micro, v.22 n.5, p.16-23, September 2002 [doi>10.1109/MM.2002.1044296]
• 13: Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005 [doi>10.1109/DATE.2005.36]
• 14: Dobkin (Reuven) Rostislav , Victoria Vishnyakov , Eyal Friedman , Ran Ginosar, An Asynchronous Router for Multiple Service Levels Networks on Chip, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.44-53, March 14-16, 2005 [doi>10.1109/ASYNC.2005.11]
• 15: E. Beigne , F. Clermidy , P. Vivet , A. Clouard , M. Renaudin, An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.54-63, March 14-16, 2005 [doi>10.1109/ASYNC.2005.10]
• 16: T. Felicijan, S. B. Furber, "An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support", SOCC 2004
• 17: I. Miro Panades, A. Greiner, A. Sheibanyrad, "A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach", Nano-Net 2006
• 18: I. Miro Panades, "Buffer memory control device (Dispositif de commande d'une mémoire tampon)", Patent pending
• 19: A. Sheibanyrad, A. Greiner, "Two Efficient Synchronous Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures", PATMOS 2006
• 20: R. Ho, K. W. Mai, M. A. Horowitz, "The future of wires", IEEE, vol. 89, no. 4, April 2001
• 21: http://www-asim.lip6.fr/recherche/coriolis/
• 22: http://www-asim.lip6.fr/recherche/alliance/
• 23: Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514051]
• 24: Luca Benini , Polly Siegel , Giovanni De Micheli, Saving Power by Synthesizing Gated Clocks for Sequential Circuits, IEEE Design & Test, v.11 n.4, p.32-41, October 1994 [doi>10.1109/54.329451]
• 25: W. J. Bainbridge , W. B. Toms , D. A. Edwards , S. B. Furber, Delay-Insensitive, Point-to-Point Interconnect Using M-of-N Codes, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.132, May 12-15, 2003