An ADC-BiST scheme using sequential code analysis

ABSTRACT

This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysis method is an alternative to histogram based analysis techniques to provide test time improvements, especially when the resources are scarce. In addition to the measurement of DNL and INL, non-monotonic behavior can also be detected with the proposed technique. We present two implementation options based on how much on-chip resources are available. The ramp generator has a high linearity over a full-scale range of 1V and the generated ramp signal is capable of testing 13 --- bit ADCs. The circuit implementation of the ramp generator utilizes a feedback configuration to improve the linearity having an area of 0.017mm² in 0.5μm process.

REFERENCES

• 1: Karim Arabi , Bozena Kaminska, Oscillation Built-In Self Test (OBIST) Scheme for Functional and Structural Testing of Analog and Mixed-Signal Integrated Circuits, Proceedings of the IEEE International Test Conference, p.786-795, November 03-05, 1997
• 2: F. Azaïs , S. Bernard , Y. Bertrand , X. Michel , M. Renovell, A Low-Cost Adaptive Ramp Generator for Analog BIST Applications, Proceedings of the 19th IEEE VLSI Test Symposium, p.266, March 29-April 03, 2001
• 3: F. Azaïs , S. Bernard , Y. Bertrand , M. Renovell, A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs, Journal of Electronic Testing: Theory and Applications, v.17 n.2, p.139-147, April 2001 [doi>10.1023/A:1011173710479]
• 4: F. Azaïs, S. Bernard, Y. Bertrand, and M. Renovell. Implementation of a Linear Histogram BiST for ADCs. In IEEE DATE, 2001.
• 5: S. Bernard, F. Azaïs, Y. Bertrand, and M. Renovell. A High Accuracy Triangle-Wave Signal Generator for On-Chip ADC Testing. In IEEE ETW, pages 89--94, May 2002.
• 6: J. Blair. Histogram Measurement of ADC Nonlinearities Using Sine Waves. IEEE TIM, 43(3):373--383, Jun 1994.
• 7: R. de Vries , T. Zwemstra , E. M. J. G. Bruls , P. P. L. Regtien, Built-in self-test methodology for A/D converters, Proceedings of the 1997 European conference on Design and Test, p.353, March 17-20, 1997
• 8: Arnold Frisch , Thomas Almy, HABIST: Histogram-Based Analog Built-In Self-Test, Proceedings of the IEEE International Test Conference, p.760-767, November 03-05, 1997
• 9: Johns and Martin. Analog Integrated Circuit Design. John Wiley and Sons, Canada, 1997.
• 10: J. Larrabee, F. Irons, and D. Hummels. Using Sine Wave Histograms to Estimate ADC Dynamic Error Functions. IEEE TIM, 47(6): 1448--1456, Dec 1998.
• 11: A. K. Lu , Gordon W. Roberts, An Analog Multi-Tone Signal Generator for Built-In Self-Test Applications, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.650-659, October 02-06, 1994
• 12: A. K. Lu, G. W. Roberts, and D. A. Johns. A High-Quality Analog Oscillator Using Oversampling D/A Conversion Techniques. IEEE TCAS-II, 41(7), Jul 1994.
• 13: B. Provost and E. Sanchez-Sinencio. On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test. IEEE JSSC, 38(2):263--273, Feb 2003.
• 14: M. Renovell , F. Azaïs , S. Bernard , Y. Bertrand, Hardware Resource Minimization for Histogram-Based ADC BIST, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.247, April 30-May 04, 2000