DISC

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

DISC: dynamic instruction stream computer

Full text

Pdf (870 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 24th annual international symposium on Microarchitecture table of contents

Albuquerque, New Mexico, Puerto Rico

Pages: 163 - 171

Year of Publication: 1991

ISBN:0-89791-460-0

Authors

Mario Daniel Nemirovsky	Apple Computer Corporation
Forrest Brewer	Electrical and Computer Engineering Department, University of California, Santa Barbara
Roger C. Wood	Electrical and Computer Engineering Department, University of California, Santa Barbara

Sponsors

IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 17, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/123465.123498 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Edward G. Coffman, Jr. , Peter J. Denning, Operating Systems Theory, Prentice Hall Professional Technical Reference, 1973
	2	CPU32, Reference Manual (Rev. 0.8), Motorola 1989
	3	David A. Patterson , Carlo H. Sequin, RISC I: A Reduced Instruction Set VLSI Computer, Proceedings of the 8th annual symposium on Computer Architecture, p.443-457, May 12-14, 1981, Minneapolis, Minnesota, United States
	4	Thornton J.E., "Parallel Operation in the Control Data 6600," Proceedings-Spring Joint Computer Conference, 1964
	5	Flynn M.J., Podvin A., and Shimizuk K., "A Multiple Instruction Stream processor with shared resources," Parallel Processor System, C. Hobbs, Washington D.C., Spartan, 1970
	6	Flynn M.J., "Some Computer Organizations and Their Effectiveness," Transactions on Computers, Vol. C-21, No 9 Sept. 1972
	7	Kaminsky, W.J. and Davidson E.S., "Developing a Multiple-Instruction-Stream Single-Chip Processor," IEEE Computer Magazine, Dec. 1979
	8	on Parallel MIMD computation: HEP supercomputer and its applications, June 1985
	9	Smith B.J., "A Pipelined, Shared Resource MIMD Computer," Proc. of the 1978 International Conference on Parallel Processing, 1978
	10	Clinton Andrew Staley, Design and analysis of the ccmp: a highly expandable shared memory parallel computer, 1986
	11	R. H. Halstead, Jr. , T. Fujita, MASA: a multithreaded processor architecture for parallel symbolic computing, Proceedings of the 15th Annual International Symposium on Computer architecture, p.443-451, May 30-June 02, 1988, Honolulu, Hawaii, United States
	12	R. S. Nikhil, Can dataflow subsume von Neumann computing?, Proceedings of the 16th annual international symposium on Computer architecture, p.262-272, April 1989, Jerusalem, Israel
	13	Anant Agarwal , Beng-Hong Lim , David Kranz , John Kubiatowicz, APRIL: a processor architecture for multiprocessing, Proceedings of the 17th annual international symposium on Computer Architecture, p.104-114, May 28-31, 1990, Seattle, Washington, United States
	14	Patterson D. and Sequin C., "A VLSI RiSC", IEEE Computer Magazine, Sept. 1982
	15	Åmund Lunde, Empirical evaluation of some features of instruction set processor architectures, Communications of the ACM, v.20 n.3, p.143-153, March 1977 [doi>10.1145/359436.359442]
	16	Alexander G., Wortman D., "Static and Dynamic characteristics of XPL programs," iEEE Computer Magazine, Nov. 1975
	17	David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985 [doi>10.1145/2465.214917]
	18	Sites, R.L.,"How to use 1000 registers," Proe. Caltech Conference on VLSI, Jan. t979
	19	Wyes H.W. and Plessmann K.W., "OMEGA- A RISC Architecture for Real-Time Applications," IFAC 10th Triennial World Congress, Munich, FRG, 1987
	20	Andrew S. Tanenbaum, Implications of structured programming for machine architecture, Communications of the ACM, v.21 n.3, p.237-246, March 1978 [doi>10.1145/359361.359454]
	21	Halbert D. and Kessler P., "Windows of Overlapping Register Frames," CS292R-course final report, UC Berkeley, June 1980
	22	David R. Ditzel , H. R. McLellan, Register allocation for free: The C machine stack cache, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.48-56, March 01-03, 1982, Palo Alto, California, United States
	23	Daniel P. Siewiorek , G. Bell , A. C. Newell, Computer Structures: Principles and Examples, McGraw-Hill, Inc., New York, NY, 1982
	24	Mario Daniel Nemirovsky, Disc, a dynamic instruction stream computer, University of California at Santa Barbara, Santa Barbara, CA, 1992

CITED BY 4

	Greg Hoover , Forrest Brewer , Timothy Sherwood, A case study of multi-threading in the embedded space, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
	Ali El-Haj-Mahmoud , Ahmed S. AL-Zawawi , Aravindh Anantaraman , Eric Rotenberg, Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
	Alexander G. Dean, Software thread integration for embedded system display applications, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.1, p.116-151, February 2006
	Arun Kejariwal , Alexander V. Veidenbaum , Alexandru Nicolau , Milind Girkar , Xinmin Tian , Hideki Saito, On the exploitation of loop-level parallelism in embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.2, p.1-34, January 2009

INDEX TERMS

Primary Classification:
C. Computer Systems Organization
C.4 PERFORMANCE OF SYSTEMS
Subjects: Performance attributes

Additional Classification:
C. Computer Systems Organization
C.0 GENERAL
Subjects: Instruction set design (e.g., RISC, CISC, VLIW)
C.1 PROCESSOR ARCHITECTURES
C.1.1 Single Data Stream Architectures
Subjects: Pipeline processors**
C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
Subjects: Real-time and embedded systems

General Terms:
Design, Measurement, Performance

Collaborative Colleagues:

Mario Daniel Nemirovsky: colleagues

Forrest Brewer: colleagues

Roger C. Wood: colleagues

Peer to Peer - Readers of this Article have also read:

Constructing reality Proceedings of the 11th annual international conference on Systems documentation
Douglas A. Powell , Norman R. Ball , Mansel W. Griffiths
Data structures for quadtree approximation and compression Communications of the ACM 28, 9
Hanan Samet
A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
Kim S. Lee , Huizhu Lu , D. D. Fisher
An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE Design Automation Conference on
Gwo-Dong Chen , Daniel D. Gajski
The GemStone object database management system Communications of the ACM 34, 10
Paul Butterworth , Allen Otis , Jacob Stein

Adobe Acrobat

QuickTime

Windows Media Player

Real Player