Application-independent defect-tolerant crossbar nano-architectures

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Application-independent defect-tolerant crossbar nano-architectures

Full text

Pdf (161 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design table of contents

San Jose, California

SESSION: Defect tolerance for nanoscale architectures table of contents

Pages: 730 - 734

Year of Publication: 2006

ISBN ~ ISSN:1092-3152 , 1-59593-389-1

Author

Mehdi B. Tahoori

Northeastern University, Boston, MA

Sponsors

IEEE-CS : Computer Society
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 55, Citation Count: 0

Additional Information:

abstract references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1233501.1233652 What is a DOI?

ABSTRACT

Defect tolerance is a major issue in nano computing. In this paper, an application-independent defect tolerant scheme for reconfigurable crossbar nano-architectures is presented. Architectural features are developed to reliably connect local defect-free subsets of crossbars in order to generate a defect-free architecture. It is also shown how to further reduce the area overhead associated with this flow by relaxing some constraints on the defect-free subsets. Experimental results show more than 9x reduction in the area overhead without any negative impact on the usability of modified defect-free subsets.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Michael Butts , Andrée DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774636]
	2	C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, P. J. Kuekes, R. S. Williams, and J. R. Heath. Electronically Configurable Molecular-Based Logic Gates. In Science, volume 285, pages 391--394, 1999.
	3	A. Bachtold, P. Harley, T. Nakanishi, and C. Dekker. Logic Circuits with Carbon Nanotube Transistors. In Science, volume 294, pages 1317--1320, 2001.
	4	Y. Cui and C. M. Lieber. Functional Nanoscale Electronics Devices Assembled Using Silicon Nanowire Building Blocks. In Science, volume 291, pages 851--853, 2001.
	5	A. DeHon. Array-Based Architecture for PET-Based, Nanoscale Electronics. In IEEE Trans. on Nanotechnology, volume 2, pages 23--32, 2003.
	6	Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden
	7	M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
	8	T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C. L. Cheung, and C. M. Lieber. Carbon Nanotube-based Nonvolatile Random Access Memory for Molecular Computing. In Science, volume 289, pages 94--97, 2000.
	9	Y. Chen, G. Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams. Nanoscale molecular-switch crossbar circuits. In Nanotechnology, volume 14, pages 462--468, 2003.
	10	Jing Huang , Mehdi B. Tahoori , Fabrizio Lombardi, On the Defect Tolerance of Nano-Scale Two-Dimensional Crossbars, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium on (DFT'04), p.96-104, October 10-13, 2004
	11	Mehdi B. Tahoori, Defects, Yield, and Design in Sublithographic Nano-electronics, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), p.3-11, October 03-05, 2005 [doi>10.1109/DFTVS.2005.28]
	12	Jason G. Brown , R. D. (Shawn) Blanton, CAEN-BIST: Testing the NanoFabric, Proceedings of the International Test Conference on International Test Conference, p.462-471, October 26-28, 2004
	13	Z. Wang and K. Chakrabarty. Using Built-In Self-Test and Adaptive Recovery for Defect Tolerance in Molecular Electronics-Based Nanofabrics. In Proc. Int'l. Test Conf., pages 477--486.
	14	H. Naeimi and A. DeHon. A Greedy Algorithm for Tolerating Defective Crosspoints in NanoPLA Design. In Proc. Int'l Conf. on Field-Programmable Technology, pages 49--56, 2004.
	15	Xilinx. In Xilinx Datasheets, www.xilinx.com, 2004.