Performance-driven constructive placement

ABSTRACT

A new approach to the performance-driven placement based on a window concept is presented. We first convert timing constraints to geometric shapes using the defined windows. A window represents a region in which all the modules along a given path can be placed without degrading the circuit performance. Then a constructive placement process uses the window information to select an unplaced module, and to find an appropriate position for the module. This approach represents a unified way to consider both timing and geometric constraints during the placement process. The experimental results show that the improvement of circuit performance can be achieved by the sufficient use of the window information.

REFERENCES

• Burs85: Michael Burstein , Mary N. Youssef, Timing influenced layout design, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.124-130, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317845]
• Dunlop84: A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel, Chip layout optimization using critical path weighting, Proceedings of the 21st conference on Design automation, p.133-136, June 25-27, 1984, Albuquerque, New Mexico, United States
• Hauge87: P.S. Hauge, R. Nair, E J, Yoff,, "Circuit Placement For Predictable Performance", ICCAD, 1987, pp.88-91.
• Hitch82: R.B. Hitchcock, G.L. Smith, D.D. Cheng, "Timing Analysis. of Computer Hardware", IBM J. Res. Develop., vol,26, no. I, Jan. 1982, pp.100-105.
• Jack89: M. A. B. Jackson , E. S. Kuh, Performance-driven placement of cell based IC's, Proceedings of the 26th ACM/IEEE conference on Design automation, p.370-375, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74444]
• Lin90: I. Lin, D,H. Du, "Window Based Pedortrutnce-Ddven Placement", Technical Report, TR-90-18, Comlmt~r Science Department, University of Minnesota.
• Mare89: M. Marek-Sadowska, S.P. Lin, "T'tming Driven Plac~nnnt", ICCAD-89, 1989, pp.94-97.
• Nair89: R. Nair, C.L. Bennan, P.S. Hauge, E.L Yoffa, "Generation of Performance Constraints for Layout", IEEE Trans. CAD, vol.8, no.8, Aug. 1989, pp.860-874.
• Pras89: S. Prasitjutrakul , W. J. Kubitz, Path-delay constrained floorplanning: a mathematical programming approach for initial placement, Proceedings of the 26th ACM/IEEE conference on Design automation, p.364-369, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74443]
• Rose88: M. Rose, M. Wiesel, D. Kirkpatrick, N. Netilcten, "Dc~u0 Performance Directed, Auto Place and Route", 1988 Custom ICC, pp.l i.1.1-11.1.4.
• Teig86: S. Teig, R.L. Smith, J. Scaton, "Timhag-Drivem Layout of Cell-Based ICs", VLSI System Design, May 1986, pp.63-73.
• Weste85: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• Youss89: H. Youssef, E. Shragowitr., LC. B~aing, "Critical Path Issue in VLSI Designs", ICCAD-89, 1989, pp.520-523.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)
      B.7.2 Design Aids
          Subjects: Placement and routing

General Terms:
Design, Experimentation, Performance