Design of mixed gates for leakage reduction

ABSTRACT

Leakage power dissipation is one of the most critical factors for the overall current dissipation and future designs. However, design techniques for the reduction of leakage power should not decrease design performance. Therefore, an enhanced Dual Vth/Dual Tox CMOS ap-proach is presented which applies mixed gates consisting of different transistor types. The paper introduces the new and fundamental idea of different gate types before the various possible configurations are analyzed. This is followed by extraction and exploration of design rules and recommendations. Simulations of modified ISCAS'85 designs show an average leakage reduction of 60% at constant performance compared to raw designs. This corresponds to an additional reduction of 20% compared to previous Dual Vth/Dual Tox CMOS approaches.

REFERENCES

• 1: Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003 [doi>10.1109/MC.2003.1250885]
• 2: Anis, M., and Elmasry, M. in Multi-Threshold CMOS Digital Circuits, Kluwer Academic Publishers (2003).
• 3: Yuh-Fang Tsai , David E. Duarte , N. Vijaykrishnan , Mary Jane Irwin, Characterization and modeling of run-time techniques for leakage power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1221-1232, November 2004 [doi>10.1109/TVLSI.2004.836315]
• 4: Lin Yuan , Gang Qu, Enhanced leakage reduction Technique by gate replacement, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065596]
• 5: Maken, P.: et. al.: A Voltage Reduction Technique for Digital Systems, ISSCC, 1990.
• 6: Vijay Sundararajan , Keshab K. Parhi, Low power synthesis of dual threshold voltage CMOS VLSI circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.139-144, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313900]
• 7: Anup Kumar Sultania , Dennis Sylvester , Sachin S. Sapatnekar, Transistor and Pin Reordering for Gate Oxide Leakage Reduction in Dual T{ox} Circuits, Proceedings of the IEEE International Conference on Computer Design (ICCD'04), p.228-233, October 11-13, 2004
• 8: Liqiong Wei , Zhanping Chen , Kaushik Roy , Yibin Ye , Vivek De, Mixed-Vth (MVT) CMOS circuit design methodology for low power applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.430-435, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309974]
• 9: Sakurai, T. and Newton, R.: Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas, IEEE JSSC, 25 (2), Apr. 1990.
• 10: Hu, S., et. al.: Berkeley short channel IGFET model, Dpt. of EECS, University of California, Berkeley, 2005.
• 11: Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871549]
• 12: Schuegraf, K. and Hu C. Hole injection SiO break down model for very low voltage life time extrapolation, IEEE Trans. Electron. Devices, vol.41, pp. 761--767, 1994.
• 13: Cao, Y., et. al.: New paradigm of predictive MOSFET and interconnect modeling for early circuit design, CICC, 2000.
• 14: No reference due to blind review.
• 15: Bisdounis, L., et. al.: Modeling the dynamic behavior of series-connected MOSFETs for delay analysis of multiple-input CMOS gates, ISCAS, USA, 1998.
• 16: Mark C. Hansen , Hakan Yalcin , John P. Hayes, Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, IEEE Design & Test, v.16 n.3, p.72-80, July 1999 [doi>10.1109/54.785838]
• 17: Dongwoo Lee , Wesley Kwong , David Blaauw , Dennis Sylvester, Analysis and minimization techniques for total leakage considering gate oxide leakage, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775878]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design, Performance

Keywords:
gate leakage, leakage current, mixed gates, threshold voltage