|
ABSTRACT
We present in this article a fourth-order integrated LC bandpass Delta-Sigma modulator for direct conversion of high intermediate frequencies. It is designed in a 0.25 μm BiCMOS SiGe:C process from STMicroelectronics. The modulator is able to direct digitize a 1GHz IF signal in a 20MHz bandwidth. The continuous-time loop filter employs two integrated LC resonators with active Q?enhancement circuits. A multi-feedback architecture is used to achieve higher order noise-shaping, while maintaining the modulator stability. A multibit quantizer was implemented to reduce quantization noise and improve stability.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Steven R. Norsworthy, Richard Schreier and Gabor C. Temes, "DS Data Converters - Theory, Design and Simulation", IEEE Press, 1997, ISBN: 0-7803-1045-4.J.
|
| |
2
|
W. Gao, O. Shoaei, W. M. Snelgrove, "Excess Loop Delay Effects in Continuous-Time Delta-Sigma Modulators and the Compensation Solution", IEEE International Symposium on Circuits and Systems, pp. 65--68, Hong Kong, June 9-12, 1997.
|
| |
3
|
J. A. Cherry, W. M. Snelgrove, W. Gao, "On the Design of a Fourth-Order Continuous-time LC Delta-Sigma Modulator for UHF A/D Conversion", IEEE Transactions on Circuits and System, vol. 47, No 6, June 2000.
|
| |
4
|
W. Gao, J. A. Cherry, W. M. Snelgrove, "A 4GHz fourth-order SiGe HBT band pass DS modulator", in Proc. VLSI Circuits Symposium., 1998, pp. 174--175.
|
| |
5
|
A.Jayaraman, P.Asbeck, K. Nary, S. Beccue and K-C. Wang, "Bandpass delta-sigma modulator with 800MHz center frequency", Tech. Dig., GaAs IC Symposium, pp. 95--98, 1997.
|
| |
6
|
J. A. Cherry, W. M. Snelgrove, "Continuous-Time Delta-Sigma Modulators for High-Spped A/D Conversion", Kluwer Academic Publishers, 2000, ISBN: 0-7923-8625-6.
|
| |
7
|
Barrie Gilbert, "The Multi-tanh Principle: A Tutorial Overview", IEEE Journal of Solid-State Circuits, Vol.33, no 1, January 1998.
|
| |
8
|
S. Pipilos, Y. Tsividis, J. Fenk, Y. Papananos, "A Si 1.8 GHz RLC filter with tunable center frequency and quality factor", IEEE Journal of Solid-State Circuits, Vol.31, no 10, October 1996.
|
| |
9
|
C. Recoquillon, J. B. Begueret, Y. Deval, G. Montignac, A. Baudry, "A 4Gsps, 2-4 GHz Input Bandwidth, 3-bits Flash A/D Converter", ICECS 2004, Tel Aviv, Israel, 2004.
|
| |
10
|
A. A. Mariano, D. Dallet, Y. Deval, J-B Bégueret, "Continuous-Time Delta-Sigma Modulator Model for A/D Conversion", 10th IMEKO Workshop on ADC Modelling and Testing, Gdynia and Jurata, Poland, September 2005, pp. 585--588
|
CITED BY
|
A. Mariano , B. Boumballa , D. Dallet , Y. Deval , J-B. Begueret, High-speed CMOS analog-to-digital converter for front-end receiver applications, Proceedings of the 20th annual conference on Integrated circuits and systems design, September 03-06, 2007, Copacabana, Rio de Janeiro
|
|