Asynchronous circuit design on reconfigurable devices

ABSTRACT

This paper presents the design of asynchronous circuits on synchronous FPGAs and CPLDs. Different design styles have been investigated through the implementation of dual-rail full adders and ripple carry adders, as well as self-timed ring based applications. The comparison analysis has been carried out by prototyping the circuits on standard programmable logic devices, and using the development tools provided by vendors. Although the feasibility of asynchronous circuits has been demonstrated in such devices, the experimental results clearly show the inefficiency of such a kind of digital system implementation. This is mainly due to the architecture characteristics of the programmable devices and the logic synthesis realized by the development environments. Remarks and suggestions are derived from this study for a new FPGA architecture devoted to asynchronous design.

REFERENCES

• 1: T. J. Todman, G. A. Constantinides, S. J. E. Wilton, O. Mencer, W. Luk and P. Y. K. Cheung, "Reconfigurable computing: architectures and design methods", IEE Proc. - Comput. Digit. Tech., Vol. 152, No. 2, March 2005, pp. 193--207.
• 2: J. Sparso, S. Furber. Principles of Asynchronous Circuit Design - A system perspective. Kluwer, 2001.
• 3: S. Hauck, S. Burns, G. Borriello and C. Ebeling, "An FPGA for implementing asynchronous circuits", IEEE Design and Test of computers, Fall 1994, pp. 60--69.
• 4: R. Payne, "Asynchronous FPGA architectures", IEE Proc. -Comput. Digit. Tech., Vol. 143, No 5, September 1996, pp. 282--286.
• 5: K. Meekins, D. Ferguson and M. Basta, "Delay Insensitive NCL Reconfigurable Logic", Aerospace Conference Proceedings 2002, pp. 4--1961 to 4--1966.
• 6: K. M. Fant and S. A. Brandt, "NULL Convention Logic: a complete and consistent logic for asynchronous digital circuit synthesis", ASAP96, pp. 261--273.
• 7: J. Teifel and R. Manohar, "An Asynchronous Dataflow FPGA Architecture," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1376--1392, Nov. 2004.
• 8: Y. Zafar and M. Ahmed, "A Novel FPGA Compliant Micropipeline", IEEE Trans. on CAS II - Express Briefs, Vol 52, No 9, September 2005, pp. 611--615.
• 9: D. Fang, J. Teifel and R. Manohar, "A High-Performance Asynchronous FPGA: test results", FCCM05, pp. 271--272.
• 10: N. Huot, H. Dubreuil, L. Fesquet and M. Renaudin, "FPGA architecture for multiple-style asynchronous logic", DATE 2005, pp. 32--33.
• 11: E. Brunvand, N. Michell and K. Smith, "A Comparison of Self-Timed Design using FPGA, CMOS and GaAs Technologies", ICCD1992, pp. 76--80.
• 12: Actel web page. www.actel.com.
• 13: J. H. Novak and E. Brunvand, "Using FPGAs to Prototype a Self Timed Floating Point Co-Processor", CICC 1994, pp. 85--88.
• 14: S. Ortega-Cisneros, J. J. Raygoza-Panduro, M. J. Suardíaz and E. Boemo, "Rapid prototyping of a self-timed ALU with FPGAs", ReConFig 2005, pp. 7--14.
• 15: Q. T. Ho, J-B. Rigaud, L. Fesquet, M. Renaudin and R. Rolland, "Implementing Asynchronous Circuits on LUT Based FPGAs", FPL2002, LNCS2438, pp. 36--46, 2002.
• 16: M. L. Dertouzos, "Threshold Logic: a Synthesis Approach", The MIT Press, 256pp, 1965.
• 17: Altera web page. www.altera.com.
• 18: Xilinx web page. www.xilinx.com

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Combinational logic

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Sequential circuits; Logic arrays

General Terms:
Design, Experimentation, Performance, Reliability, Theory

Keywords:
FPGAs, asynchronous circuits