ACM Home Page
Please provide us with feedback. Feedback
Optimal jumper insertion for antenna avoidance under ratio upper-bound
Full text PdfPdf (702 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 43rd annual Design Automation Conference table of contents
San Francisco, CA, USA
SESSION: Session 43: yield analysis and improvement table of contents
Pages: 761 - 766  
Year of Publication: 2006
ISBN:1-59593-381-6
Authors
Jia Wang  Northwestern University, Evanston, IL
Hai Zhou  Northwestern University, Evanston, IL
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 13,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1146909.1147102
What is a DOI?

ABSTRACT

Antenna effect may damage gate oxides during plasma-based fabrication process. The antenna ratio of total exposed antenna area to total gate oxide area is directly related to the amount of damage. Jumper insertion is a common technique applied at routing and post-layout stages to avoid and to fix the problems caused by the antenna effect. This paper presents an optimal algorithm for jumper insertion under the ratio upper-bound. It handles Steiner trees with obstacles. The algorithm is based on dynamic programming while works on free trees. The time complexity is O(α|V|2) and the space complexity is O(|V|2), where |V| is the number of nodes in the routing tree and α is a factor depending on how to find a non-blocked position on a wire for a jumper.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
2
 
3
H C Shin and C. Hu. Thin Gate Oxide Damage Due to Plasma Processing. Semicond. Sci. Technol., vol. 11, pages 463--473, 1996.
 
4
R. Rakkhit, F. P. Heiler, P. Fang, and C. Sander. Process Induced Oxide Damage and Its Implications to Device Reliability of Submicron Transistors. In IEEE 38th Annu. Int. Reliability Phys. Symp., pages 293--296, 1993.
 
5
H. Watanabe, J. Komori, K. Higashitani, M. Sekine, and H. Koyama. A Wafer Level Monitoring Method for Plasma-Charging Damage Using Antenna PMOSFET Test Structure. IEEE Trans. Semiconductor Manufacturing, vol. 10, no. 2, pages 228--232, May 1997.
 
6
Process-Induced Damage Rules (otherwise known as "Antenna Rules") - General Requirements. http://www.mosis.org/Technical/Designrules/guidelines.html#antenna
 
7
H. Shirota, T. Sadakane, M. Terai, and K. Okazaki. A New Router for Reducing "Antenna Effect" in ASIC Design. In IEEE Custom Integrated Circuits Conf., pages 601--604, 1998.
 
8
 
9
L. Huang, X. Tang, H. Xiang, D. Wong, and I. Liu. A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem. IEEE Trans. Computer-Aided Design, vol. 23, no. 1, pages 141--147, Jan 2004.
10
11
12
13
 
14
H. Zhou. Efficient Steiner Tree Construction Based on Spanning Graphs. IEEE Trans. Computer-Aided Design, vol. 23, no. 5, pages 704--710, May 2004.
 
15
 
16
L. P.P.P. van Ginneken. Buffer Placement in Distributed RC-tree Network for Minimal Elmore Delay. In Proc. IEEE Int. Symp. Circuits Syst., pages 865--868, 1990.
 
17