A new hybrid FPGA with nanoscale clusters and CMOS routing

ABSTRACT

In this paper we propose a hybrid FPGA using nanoscale clusters with an architecture similar to clusters of traditional CMOS FPGAs. The proposed cluster is made of a crossbar of nanowires configured to implement the required LUTs and intra-cluster MUXes. A CMOS interface is also proposed to provide configuration and latching for the nanoscale cluster. Inter-cluster routing is assumed to remain at CMOS scale. Experimental analysis is performed to evaluate area and performance of the hybrid FPGA and results are compared with traditional fully CMOS FPGA (scaled to 22nm). Up to 75% area reduction was obtained from implementing MCNC benchmarks on hybrid FPGA. Performance of the hybrid FPGA is shown to be close to that of CMOS FPGA.

REFERENCES

• 1: Y. Chen, D. A. A. Ohlberg, X. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick and E. Anderson, "Nanoscale molecular switch devices fabricated by imprint lithography," Appl. Phys. Lett., vol. 82, no. 10, pp. 1610--1612, 2003.
• 2: C. Dekker, "Carbon nanotubes as molecular quantum wires," Phys. Today, pp. 22--28, May 1999.
• 3: Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, "Diameter-controlled synthesis of single crystal silicon nanowires," Appl. Phys. Lett., vol. 78, no. 15, pp. 2214--2216, 2001.
• 4: Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks," Science, vol. 291, pp. 630--633, Jan. 2001.
• 5: Mohammad Tehranipoor , Reza M. Rad, Fine-grained island style architecture for molecular electronic devices, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA [doi>10.1145/1117201.1117241]
• 6: P. J. Kuekes and R. S. Williams, "Demultiplexer for a molecular wire crossbar network" US patent Number 6256767, 2000.
• 7: Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden
• 8: G. Snider, P. Kuekes and R. S. Williams, "CMOS-like logic in defective, nanoscale crossbars" Nanotechnology, Inst. of Phys., vol. 15, pp. 881--891, 2004.
• 9: D. B. Strukov and K. K. Likarev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nano devices" Nanotechnology, Inst. of Phys., vol. 16, pp. 888--900, 2005.
• 10: E. Ahmed and J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 3, pp. 3--12, March 2004.
• 11: Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065820]
• 12: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 13: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]
• 14: André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005 [doi>10.1145/1084748.1084750]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance

Keywords:
FPGA, molecular electronics, reconfigurable nanoscale devices