An up-stream design auto-fix flow for manufacturability enhancement

ABSTRACT

Although many physical limitations have been reached in modern micro-lithography, printed critical dimensions continue to shrink according to the International Technology Roadmap for Semiconductors (ITRS) [1]. To meet the demands imposed by this guideline, the traditional separation between design and manufacturing communities is being bridged. Many EDA tools package manufacturing data for delivery into established simulation engines for design verification. However, none of them provide practical implementations of design optimizations at an early stage in the design flow.This paper presents an automated layout modification flow for metal layers with the goal of enhancing manufacturability. It can easily be deployed in a current custom design flow in a way that is visible to designers. The result of this scheme is improvements to process windows and yield, while minimizing circuit performance detractors. The flow is verified through analyses of both the impact on circuit performance and the benefit to manufacturability. It has been implemented in a state-of-the-art 65 nm chip design. Both silicon yield and electrical performance data are currently being collected and analyzed.

REFERENCES

• 1: International Technology Roadmap for Semiconductors, 2004 update. http://public.itrs.net/.
• 2: Chris Spence, "Mask Data Preparation Issues for the 90nm Node: OPC Becomes a Critical Manufacturing Technology", Future Fab Intl. Volume 16, 2004, pp. 77--79.
• 3: S. R. Nassif, "Modeling and Forecasting of Manufacturing Variations", Proc. Fifth International Workshop on Statistical Metrology, 2000, pp. 3--10.
• 4: M. Orshansky, et al., "Characterization of Spatial Intrafield Gate CD Variability, Its Impact on Circuit Performance, and Spatial Mask-Level Correction", IEEE Transactions on Semiconductor Manufacturing, 17(1), 2004, pp. 2--11.
• 5: A. B. Agrawal, et al., "Statistical timing analysis using bounds and selective enumeration", Proc. Design Automation Conference, 2003, pp. 348--353.
• 6: Michael Orshansky , Kurt Keutzer, A general probabilistic framework for worst case timing analysis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514059]
• 7: Jie Yang , Luigi Capodieci , Dennis Sylvester, Advanced timing analysis based on post-OPC extraction of critical dimensions, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065676]
• 8: L. Capodieci , P. Gupta , A. B. Kahng , D. Sylvester , J. Yang, Toward a methodology for manufacturability-driven design rule exploration, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996658]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Verification
  B.8 Performance and Reliability

General Terms:
Algorithms, Design, Performance

Keywords:
DFM, OPC, design flow, layout