Crosstalk-aware domino logic synthesis

ABSTRACT

We propose a logic synthesis flow which utilizes the functionality of circuit to synthesize a domino-cell network which will have more wires crosstalk-immune to each other. For that purpose, techniques of output phase flipping and crosstalk-aware technology mapping are used. Meanwhile, metric to measure the crosstalk sensitivity of domino cells in synthesis level is proposed. Experimental results demonstrate that the crosstalk sensitivity of the synthesized domino-cell network is greatly reduced by 51% using our synthesis flow as compared with conventional methodology. Furthermore, after placement and routing are performed, the ratio of the number of crosstalk-immune wire pairs to the number of total wire pairs is about 25% using our methodology as compared to 9% using conventional techniques.

REFERENCES

• 1: A. Vittal, M. Marek-Sadowska, "Crosstalk reduction for VLSI", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp.290--298, vol.16, i.3, March 1997.
• 2: D. Harris, T. Grutkowski, "Advanced Domino Circuit Design", Tutorial Note, DATE, 2004.
• 3: Y. Im, K. Roy, "A Logic-aware Layout Methodology to Enhance the Noise Immunity of Domino Circuits", ISCAS, pp.637--640, 2003.
• 4: Tsung-Yi Ho , Yao-Wen Chang , Sao-Jie Chen , D. T. Lee, A Fast Crosstalk- and Performance-Driven Multilevel Routing System, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.382, November 09-13, 2003 [doi>10.1109/ICCAD.2003.3]
• 5: Ki-Wook Kim , Seong-Ook Jung , Unni Narayanan , C. L. Liu , Sung-Mo Kang, Noise-aware interconnect power optimization in domino logic synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.79-89, February 2003 [doi>10.1109/TVLSI.2002.801630]
• 6: J. Lou, W. Chen, "Crosstalk-aware Placement", IEEE Trans. Design and Test of Computers, pp.24--32, vol.21, i.1, Jan.-Feb. 2004.
• 7: Haoxing Ren , D. Z. Pan , P. G. Villarubia, True crosstalk aware incremental placement with noise map, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.402-409, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382608]
• 8: Ruchir Puri , Andrew Bjorksten , Thomas E. Rosser, Logic optimization by output phase assignment in dynamic logic synthesis, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.2-7, November 10-14, 1996, San Jose, California, United States
• 9: M. Zhao, S. S. Sapatnekar, "Dual-monotonic Domino Gate Mapping and Optimal Output Phase Assignment of Domino Logic", ISCAS, pp.309--312, May. 2000.
• 10: F. F. Sellers, M. Y. Hsiao, L. W. Bearnson, "Analyzing Errors with the Boolean Difference", IEEE Trans. Computers, pp.676--683, vol. C-17, no.7, July 1968.
• 11: E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, A. Sangiovanni-Vincentelli, "SIS: A System for Sequential Circuit Synthesis", Electronics Research Laboratory, Memorandum No. UCB/ERL M92/41, 4 May 1992.
• 12: Min Zhao , Sachin S. Sapatnekar, Technology mapping for domino logic, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.248-251, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288621]
• 13: Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 14: Shih-Ping Lin , Yao-Wen Chang, A novel framework for multilevel routing considering routability and performance, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.44-50, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774579]
• 15: Lei He , Kevin M. Lepak, Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization, Proceedings of the 2000 international symposium on Physical design, p.55-60, May 2000, San Diego, California, United States [doi>10.1145/332357.332374]
• 16: Desmond A. Kirkpatrick , Alberto L. Sangiovanni-Vincentelli, Digital sensitivity: predicting signal interaction using functional analysis, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.536-541, November 10-14, 1996, San Jose, California, United States
• 17: M. R. Prasad, D. Kirkpatrick, R. K. Brayton, "Domino Logic Synthesis and Technology Mapping", Intl. Workshop on Logic Synthesis(IWLS), 1997.
• 18: K. W. Kim, S. M. Kang, "Crosstalk Noise Minimization in Domino Logic Design", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.20, no.9, pp.1091--1100, Sep. 2001.