Test compaction for transition faults under transparent-scan

ABSTRACT

Transparent-scan was proposed as an approach to test generation and test compaction for scan circuits. Its effectiveness was demonstrated earlier in reducing the test application time for stuck-at faults. We show that similar advantages exist when considering transition faults. We first show that a test sequence under the transparent-scan approach can imitate the application of broadside tests for transition faults. Test compaction can proceed similar to stuck-at faults by omitting test vectors from the test sequence. A new approach for enhancing test compaction is also described, whereby additional broadside tests are embedded in the transparent-scan sequence without increasing its length or reducing its fault coverage.

REFERENCES

• 1: Irith Pomeranz , Sudhakar M. Reddy, A New Approach to Test Generation and Test Compaction for Scan Circuits, Proceedings of the conference on Design, Automation and Test in Europe, p.11000, March 03-07, 2003
• 2: Sean P. Morley , Ralph Marlett, Selectable Length Partial Scan: A Method to Reduce Vector Length, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.385-392, October 26-30, 1991
• 3: Pao-Chuan Chen , Bin-Da Liu , Jhing-Fa Wang, Overall consideration of scan design and test generation, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.9-12, November 1992, Santa Clara, California, United States
• 4: Yoshinobu Higami , Seiji Kajihara , Kozo Kinoshita, Reduced Scan Shift: A New Testing Method for Sequential Circuit, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.624-630, October 02-06, 1994
• 5: W.-J. Lai, C.-P Kung and C.-S. Lin, "Test Time Reduction in Scan Designed Circuits", in Proc. European Design Autom. Conf., 1993, pp. 489--493.
• 6: Chauchin Su , Kychin Hwang, A Serial-Scan Test-Vector-Compression Methodology, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.981-988, October 17-21, 1993
• 7: Irith Pomeranz , Sudhakar M. Reddy, On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations, Proceedings of the IEEE International Test Conference 2001, p.211-220, October 30-November 01, 2001
• 8: Yonsang Cho , Irith Pomeranz , Sudhakar M. Reddy, Test Application Time Reduction for Scan Circuits Using Limited Scan Operations, Proceedings of the 5th International Symposium on Quality Electronic Design, p.211-216, March 22-24, 2004
• 9: Joel Grodstein , Dilip Bhavsar , Vijay Bettada , Richard Davies, Automatic Generation of Critical-Path Tests for a Partial-Scan Microprocessor, Proceedings of the 21st International Conference on Computer Design, p.180, October 13-15, 2003
• 10: J. Savir and S. Patil, "Broad-Side Delay Test", IEEE Trans. on Computer-Aided Design, Aug. 1994, pp. 1057--1064.
• 11: Vector restoration based static compaction of test sequences for synchronous sequential circuits, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.360, October 12-15, 1997
• 12: I. Pomeranz , S. M. Reddy, At-speed delay testing of synchronous sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.177, June 08-12, 1992, Anaheim, California, United States
• 13: I. Pomeranz and S. M. Reddy, "Forward-Looking Fault Simulation for Improved Static Compaction", IEEE Trans. on Computer-Aided Design, Oct. 2001, pp. 1262--1265.