Minimizing test power in SRAM through reduction of pre-charge activity

ABSTRACT

In this paper we analyze the test power of SRAM memories and demonstrate that the full functional pre-charge activity is not necessary during test mode because of the predictable addressing sequence. We exploit this observation in order to minimize power dissipation during test by eliminating the unnecessary power consumption associated with the pre-charge activity. This is achieved through a modified pre-charge control circuitry, exploiting the first degree of freedom of March tests, which allows choosing a specific addressing sequence. The efficiency of the proposed solution is validated through extensive Spice simulations.

REFERENCES

• 1: C. Shi and R. Kapur, "How power aware test improves reliability and yield". In EDDesign.com, 2004
• 2: Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002 [doi>10.1109/MDT.2002.1003802]
• 3: Semiconductor Industry Association (SIA), "International Technology Roadmap for Semiconductors (ITRS)", 2003
• 4: P. Rosinger, B. Al-Hashimi, and N. Nicolici, "Scan architecture with mutually exclusive scan segment activation for shift and capture power reduction". IEEE Transactions on Computer Aided Design of Integrated Circuits, 23(7), 2004, pp 1142--1154
• 5: E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng, "Efficient test solutions for core-based designs" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(5), 2004, pp. 758--775
• 6: S. Bhattacharjee, D. K. Pradhan, "LPRAM: A Novel Low-Power RAM Design with Testability", IEEE Transactions on CAD, 23, 2004, pp. 637--651
• 7: Philipp Ohler , Sybille Hellebrand, Low Power Embedded DRAMs with High Quality Error Correcting Capabilities, Proceedings of the 10th IEEE European Test Symposium (ETS'05), p.148-153, May 22-25, 2005 [doi>10.1109/ETS.2005.28]
• 8: D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips", IEEE Journal of Solid State Circuits, 28(6), 1994
• 9: T. Nirshl, B. Wicht, D. S. Landsiedel, "High Speed, Low Power Design Rules for SRAM Pre-charge and Self-Tming under Technology Variation", Proc. Intern. Workshop of Power and Time Modeling Optimization and Simulation, 2001, Suisse
• 10: Luigi Dilillo , Patrick Girard , Serge Pravossoudovitch , Arnaud Virazel , Simone Borri , Magali Hage-Hassan, Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories, Journal of Electronic Testing: Theory and Applications, v.21 n.5, p.551-561, October 2005 [doi>10.1007/s10836-005-1169-1]
• 11: A. J. van de Goor, Testing semiconductor memories: theory and practice, John Wiley & Sons, Inc., New York, NY, 1991
• 12: D. Niggemeyer , M. Redeker , J. Otterstedt, Integration of Non-Classical Faults in Standard March Tests, Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing, p.91, August 24-25, 1998
• 13: M. Nicolaidis, "An Efficient Built-In Self-Test Scheme for Functional Test of Embedded Memories", Proc. Int. Symposium Fault Tolerant Computing, 1985.
• 14: L. Dilillo , P. Girard , S. Pravossoudovitch , A. Virazel , S. Borri, March iC-: An Improved Version of March C- for ADOFs Detection, Proceedings of the 22nd IEEE VLSI Test Symposium, p.129, April 25-29, 2004
• 15: Luigi Dilillo , Patrick Girard , Serge Pravossoudovitch , Arnaud Virazel , Magali Bastian Hage-Hassan, Data Retention Fault in SRAM Memories: Analysis and Detection Procedures, Proceedings of the 23rd IEEE VLSI Test Symposium (VTS'05), p.183-188, May 01-05, 2005 [doi>10.1109/VTS.2005.37]