Efficient unknown blocking using LFSR reseeding

ABSTRACT

This paper presents an efficient method to block unknown values from entering temporal compactors. The control signals for the blocking logic are generated by an LFSR. The proposed technique minimizes the size of the LFSR by propagating only one fault effect for each fault and balancing the number of specified bits in each control pattern. The linear solver to find seeds of the LFSR intelligently chooses a solution such that the impact on test quality is minimal. Experimental results show that sizes of control data for the proposed method are smaller than prior work and run time of the proposed method is several orders of magnitude smaller than that of prior work. Hardware overhead is very low.

REFERENCES

• 1: Vivek Chickermane , Brian Foutz , Brion Keller, Channel Masking Synthesis for Efficient On-Chip Test Compression, Proceedings of the International Test Conference on International Test Conference, p.452-461, October 26-28, 2004
• 2: Bernd Koenemann , Carl Barnhart , Brion Keller , Tom Snethen , Owen Farnsworth , Donald Wheater, A SmartBIST Variant with Guaranteed Encoding, Proceedings of the 10th Asian Test Symposium, p.325, November 19-21, 2001
• 3: M. Naruse, I. Pomeranz, S. M. Reddy, and S. Kundu. On-chip Compression of Output Responses with Unknown Values Using LFSR Reseeding. In Proceedings of IEEE International Test Conference, pages 1060--1068, 2003.
• 4: Januz Rajki , Jerzy Tyzer , Mark Kassab , Nilanjan Mukherjee , Rob Thompson , Kun-Han Tsai , Andre Hertwig , Nagesh Tamarapalli , Grzegorz Mrugalski , Geir Eide , Jun Qian, Embedded Deterministic Test for Low-Cost Manufacturing Test, Proceedings of the 2002 IEEE International Test Conference, p.301, October 07-10, 2002
• 5: Huaxing Tang , Chen Wang , Janusz Rajski , Sudhakar M. Reddy , Jerzy Tyszer , Irith Pomeranz, On Efficient X-Handling Using a Selective Compaction Scheme to Achieve High Test Response Compaction Ratios, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), p.59-64, January 03-07, 2005 [doi>10.1109/ICVD.2005.127]
• 6: Yuyi Tang , Hans-Joachim Wunderlich , Harald Vranken , Friedrich Hapke , Michael Wittke , Piet Engelke , Ilia Polian , Bernd Becker, X-Masking During Logic BIST and Its Impact on Defect Coverage, Proceedings of the International Test Conference on International Test Conference, p.442-451, October 26-28, 2004