Efficient test-data compression for IP cores using multilevel Huffman coding

ABSTRACT

In this paper we introduce a new test-data compression method for IP cores with unknown structure. The proposed method encodes the test data provided by the core vendor using a new, very effective compression scheme based on multilevel Huffman coding. Specifically, three different kinds of information are compressed using the same Huffman code, and thus significant test data reductions are achieved. A simple architecture is proposed for decoding on-chip the compressed data. Its hardware overhead is very low and comparable to that of the most efficient methods in the literature. Additionally, the proposed technique offers increased probability of detection of unmodeled faults since the majority of the unknown values of the test set are replaced by pseudorandom data generated by an LFSR.

REFERENCES

• 1: Krishnendu Chakrabarty , Vikram Iyengar , Brian T. Murray, Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.633-636, Oct., 2000 [doi>10.1109/92.894170]
• 2: A. Chandra and K. Chakrabarty, "System-on-a-Chip Test-Data Compression and Decompression Architectures Based on Golomb Codes", IEEE Trans. on CAD, vol. 20, no. 3, pp. 355--368, 2001.
• 3: Chandra A. and Chakrabarty K., "Test Data Compression and Decompression Based on Internal Scan Chains and Golomb Coding", IEEE Trans. on CAD, vol. 21, no. 6, pp. 715--72, 2002.
• 4: Anshuman Chandra , Krishnendu Chakrabarty , Rafael A. Medina, How Effective are Compression Codes for Reducing Test Data Volume?, Proceedings of the 20th IEEE VLSI Test Symposium, p.91, April 28-May 02, 2002
• 5: A. Chandra and K. Chakrabarty, "A Unified Approach to Reduce SOC Test Data Volume, Scan Power and Testing Time", IEEE Trans. on CAD, vol. 22, no. 3, pp. 352--363, 2003.
• 6: Anshuman Chandra , Krishnendu Chakrabarty, Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes, IEEE Transactions on Computers, v.52 n.8, p.1076-1088, August 2003 [doi>10.1109/TC.2003.1223641]
• 7: P. T. Gonciari, B. M. Al-Hashimi and N. Nicolici, "Variable-Length Input Huffman Coding for System-On-A-Chip Test", IEEE Trans. on CAD, vol. 22, no. 6, pp. 783--796, 2003.
• 8: I. Hamzaoglu and J. H. Patel, "Test Set Compaction Algorithms for Combinational Circuits", IEEE Trans. on CAD, vol. 19, no. 8, pp. 957--963, 2000.
• 9: Graham Hetherington , Tony Fryars , Nagesh Tamarapalli , Mark Kassab , Abu Hassan , Janusz Rajski, Logic BIST for Large Industrial Designs: Real Issues and Case Studies, Proceedings of the 1999 IEEE International Test Conference, p.358, September 28-30, 1999
• 10: Abhijit Jas , Nur A. Touba, Test vector decompression via cyclical scan chains and its application to testing core-based designs, Proceedings of the 1998 IEEE International Test Conference, p.458-464, October 18-22, 1998
• 11: A. Jas, J. Ghosh-Dastidar, M.-E. Ng and N. A. Touba, "An Efficient Test Vector Compression Scheme Using Selective Huffman Coding", IEEE Trans. on CAD, vol.22, no.6, pp.797--806, 2003.
• 12: D. Kaseridis et al., "An Efficient Test Set Embedding Scheme with Reduced Test Data Storage and Test Sequence Length Requirements for Scan-based Testing", Inf. Papers Dig. of IEEE ETS, pp. 147--150, 2005.
• 13: L. Lei and K. Chakrabarty, "Test Set Embedding for Deterministic BIST Using A Reconfigurable Interconnection Network", IEEE Trans. on CAD, vol.23, no. 12, pp. 1289--1305, 2004.
• 14: Lei Li , Krishnendu Chakrabarty , Seiji Kajihara , Shivakumar Swaminathan, Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), p.53-58, January 03-07, 2005 [doi>10.1109/ICVD.2005.87]
• 15: A. H. El-Maleh and R. H. Al-Abaji, "Extended Frequency-Directed Run-Length Code with Improved Application to System-On-A-Chip Test Data Compression" Proc of IEEE ICECS, vol. 2, pp. 449--452, 2002.
• 16: Mehrdad Nourani , Mohammad H. Tehranipour, RL-huffman encoding for test compression and power reduction in scan applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.91-115, January 2005 [doi>10.1145/1044111.1044117]
• 17: P. Rosinger et al., "Simultaneous Reduction in Volume of Test Data and Power Dissipation for Systems-On-A-Chip", Electr. Letters, vol. 37, no. 24, pp. 1434--1436, 2001.
• 18: M. Tehranipour et al., "Mixed RL-Huffman Encoding for Power Reduction and Data Compression in Scan Test", Proc. of ISCAS, vol. 2, pp. II- 681-4, 2004.
• 19: M. Tehranipour, M. Nourani and K. Chakrabarty, "Nine-Coded Compression Technique for Testing Embedded Cores in SoCs", IEEE Trans. On VLSI Systems, vol. 13, no.6, pp. 719--731, 2005.
• 20: Erik H. Volkerink , Ajay Khoche , Subhasish Mitra, Packet-Based Input Test Data Compression Techniques, Proceedings of the 2002 IEEE International Test Conference, p.154, October 07-10, 2002