Double-sampling single-loop sigma-delta modulator topologies for broadband applications

ABSTRACT

This paper presents novel double sampling high order single-loop sigma-delta modulator structures for wideband applications. To alleviate the quantization noise folding into the inband frequency region, two previously reported techniques are used. The DAC sampling paths are implemented with the single capacitor approach and an additional zero is placed at the half of the sampling frequency of the modulator's noise transfer function (NTF). The detrimental effect of this additional zero on both the NTF and signal transfer function (STF) is also resolved through the proposed modulator architectures with a low additional circuit requirement.

REFERENCES

• 1: S. R. Northworthy, R. Schreier, and G. C. Temes (Eds.), Delta-Sigma Data Converters, Piscataway, NJ: IEEE Press, 1997.
• 2: T. K. Burmas, K. C. Dyer, P. J. Hurst, and S. H. Lewis, "A second-order double-sampled delta-sigma modulator using additive-error switching," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 284--293, March 1996.
• 3: D. Senderowicz, G. Nikollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavalle, "Low-voltage double-sampled ΔΣ converters," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1907--1919, Dec. 1997.
• 4: P. Rombouts, J. Raman, and L. Weyten, "An approach to tackle quantization noise folding in double-sampling ΔΣ modulation A/D converters," IEEE Transactions on Circuits and Systems---II: Analog and Digital Signal Processing, vol. 50, no. 4, pp. 157--163, April 2003.
• 5: J. Koh, Y. Choi, and G. Gomez, "A 66dB DR 1.2V 1.2mW single amplifier double-sampling 2nd order ΔΣ ADC for WCDMA in 90nm CMOS," in ISSCC Digest Technical Papers, pp. 170--171, Feb. 2005.
• 6: P. Rombouts and L. Weyten, "Systematic design of double-sampling ΔΣ A/D converters with a modified noise transfer function," IEEE Trans. on Circuits and Systems: Express Briefs, vol. 51, no. 12, pp. 675--679, Dec. 2004.
• 7: J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "Wideband low-distortion delta-sigma ADC topology," IEE Electronics Letters, vol. 37, no. 12, pp. 737--738, July 2001.
• 8: R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Transactions on Circuits and Systems---II: Analog and Digital Signal Processing, vol. 40, no. 8, pp. 461--466, Aug. 1993.