An efficient static algorithm for computing the soft error rates of combinational circuits

ABSTRACT

Soft errors have emerged as an important reliability challenge for nanoscale VLSI designs. In this paper, we present a fast and efficient soft error rate (SER) computation algorithm for combinational circuits. We first present a novel parametric waveform model based on the Weibull function to represent particle strikes at individual nodes in the circuit. We then describe the construction of the SET descriptor that efficiently captures the correlation between the transient waveforms and their associated rate distribution functions. The proposed algorithm consists of operations to inject, propagate and merge SET descriptors while traversing forward along the gates in a circuit. The parameterized waveforms enable an efficient static approach to calculate the SER of a circuit. We exercise the proposed approach on a wide variety of combinational circuits and observe that our algorithm has linear runtime with the size of the circuit. The runtimes for soft error estimation were observed to be in the order of about one second, compared to several minutes or even hours for previously proposed methods.

REFERENCES

• 1: Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005 [doi>10.1109/MDT.2005.69]
• 2: Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
• 3: T. Karnik, et al., "Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18u," VLSI Symposium, 2001.
• 4: Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005 [doi>10.1109/MC.2005.70]
• 5: W. Wang, "High performance radiation hardened register cell design on a standard CMOS process," EDSSC, 2003.
• 6: Subhasish Mitra , Tanay Karnik , Norbert Seifert , Ming Zhang, Logic soft errors in sub-65nm technologies design and CAD challenges, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065585]
• 7: L. B. Freeman, Critical charge calculations for a bipolar SRAM array, IBM Journal of Research and Development, v.40 n.1, p.119-129, Jan. 1996
• 8: P. Hazucha, C. Svensson, "Impact of CMOS technology scaling on atmospheric neutron soft error rate," IEEE TNS, 47(6), Dec 2000.
• 9: Ming Zhang , N. R. Shanbhag, A soft error rate analysis (SERA) methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.111-118, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382553]
• 10: H. Nguyen, Y. Yagil, "A systematic approach to SER estimation and solutions", IRPS 2003.
• 11: P. C. Murley , G. R. Srinivasan, Soft-error Monte Carlo modeling program, SEMM, IBM Journal of Research and Development, v.40 n.1, p.109-118, Jan. 1996
• 12: K. Clark, et al., "Modeling single-event effects in a complex digital device," IEEE TNS, 50(6), December 2003.
• 13: N. Kaul, et al., "Simulation of SEU transients in CMOS IC," IEEE TNS, 38(6), 1991.
• 14: M. Omana, et al., "A model for transient fault propagation in combinational logic", IOTS 2003.
• 15: A. Maheshwari, et al., "Accurate estimation of soft error rate in VLSI circuits," DFT 2004.
• 16: M. Baze, S. Buchner, "Attenuation of single event induced pulses in CMOS combinational logic," IEEE TNS, 44(6), Dec 1997.
• 17: P. Liden, et al., "On latching probability of particle induced transients in combinational networks," FTCS 1994.
• 18: B. Zhang, M. Orshansky, "Symbolic simulation of the propagation and filtering of transient faulty pulses," SELSE 2005.
• 19: N. Zivanova, D. Marculescu, "Circuit reliability techniques using symbolic techniques," IWLS 2005.
• 20: A. Kasnavi , J. W. Wang , M. Shahram , J. Zejda, Analytical modeling of crosstalk noise waveforms using Weibull function, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.141-146, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382561]
• 21: Quming Zhou , K. Mohanram, Cost-effective radiation hardening technique for combinational logic, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.100-106, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382551]
• 22: S. Ercolani, et al., "Estimate of signal probability in combinational logic networks," European Test Conference 1989.
• 23: S. Yang, Logic synthesis and optimization benchmarks user guide, Microelectronics Research Center of North Carolina, 1991.
• 24: F. Brglez, H. Fujiwara, "A neural netlist of ten combinational bench-mark circuits and translator in Fortran," ISCAS 1985.