The gsim gate-level simulator

ABSTRACT

As technology has evolved, the gate level has remained viable for the specification of digital systems solutions. We describe the gsim system for gate-level logic modeling and simulation. It consists of• a hardware description language (hdl)• a set of logic network measurements and validity checks to assure that the correct circuit has been specified• mechanisms for the application of stimuli and the monitoring of responses from the logic network under test.• extensive libraries, demonstrations, and tutorial materials to make the system easier to learn and to use.The gsim system specifically supports structured, top-down design practices and the multiple instantiation of basic units with hierarchy and iteration.

REFERENCES

• 1: James R. Armstrong, Chip-level modeling with VHDL, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
• 2: Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
• 3: {CAD91} Cadence, Inc. Verilog-X Reference Manual, Cadence, Inc, 1991
• 4: {dAb85} Manuel A. d'Abreu, "Gate-Level Simulation", pp. 63--71, IEEE Design & Test, Dec 85.
• 5: {Nag73} L. W. Nagle and D. O. Pedersen "SPICE -- Simulation Program with Integrated Circuit Emphasis" Memo ERL-M382, April 1973, Electronics Research Laboratory Univ. of California, Berkeley, CA
• 6: {H&P97} David A. Patterson and John L. Hennessy, Computer Organization & Design, 2e, Morgan Kauffman, 1977, QA76.9.C643H46 1977
• 7: {SY72} Benson H. Scheff and Stephen P. Young, "Gate-Level Logic Simulation", pp. 101--172, Melvin A. Breuer (Ed), Design Automation of Digital Systems, vol. I., Prentice-Hall, 1972, TK 7888.3.B7 V.1
• 8: {Tho91} Donald E. Thomas and Philip Moorby, The Verilog Hardware Description Language, Kluwer, 1991, TK7885.7.T48 1991.
• 9: {TI85} Texas Instruments, The TTL Data Book, V2., Texas Instruments, 1985