Design of an efficient memory subsystem for network processor

ABSTRACT

The rapid growth of backbone network traffic increases the gaps among the available network bandwidth, the CPU computation power and the memory bandwidth. The memory bandwidth has become the main performance bottleneck of network processor. In this paper, an efficient memory subsystem design is proposed which combines dynamic memory allocation and a novel page-based memory access algorithm. The dynamic memory allocation achieves fast random packet access and flexible queue management. Utilizing the paged-based memory access algorithm, an efficient design of memory controller is proposed and high throughput can be implemented in the network processor.

REFERENCES

• 1: I. Papaefstathiou, H.-C. Leligou, T. Orphanoudakis, G. Kornaros, N. Zervos, G. Konstantoulakis, "An innovative scheduling scheme for high-speed network processors Circuits and Systems", In Proceedings of ISCAS2003, vol.2, Pages II-93 -II-96, Bangkok, Thailand, May 2003.
• 2: Ross Callon, "Predictions for the Core of the Network", IEEE Internet Computing, vol.4, no.1, Pages 60--61, Jan. 2000.
• 3: Jonathan M. Smith, Programmable Networks: Selected Challenges in Computer Networking, Computer, v.32 n.1, p.40-42, January 1999 [doi>10.1109/2.738302]
• 4: Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation, p.678-683, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379047]
• 5: Jahangir Hasan , Satish Chandra , T. N. Vijaykumar, Efficient use of memory bandwidth to improve network processor throughput, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 6: Eric Wolman, A Fixed Optimum Cell-Size for Records of Various Lengths, Journal of the ACM (JACM), v.12 n.1, p.53-70, Jan. 1965 [doi>10.1145/321250.321255]
• 7: Ch. Ykman-Couvreur , J. Lambrecht , D. Verkest , F. Catthoor , A. Nikologiannis , G. Konstantoulakis, System-level performance optimization of the data queueing memory management in high-speed network processors, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514050]
• 8: K. Thompson, G. Miller, and R. Wilder, "Wide Area Internet Traffic Patterns and Characteristics". IEEE Network, vol.11, no.6, pages 10--23, November 1997.
• 9: Matthias Gries, "Algorithm-Architecture Trade-offs in Network Processor Design", A dissertation submitted to the Swiss Federal Institute of Technology Zurich for the degree of Doctor of Technical Sciences, May 2001.
• 10: G. Kornaros , I. Papaefstathiou , A. Nikologiannis , N. Zervos, A fully-programmable memory management system optimizing queue handling at multi gigabit rates, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775849]