Low-power techniques for network security processors

ABSTRACT

In this paper, we present several techniques for low-power design, including a descriptor-based low-power scheduling algorithm, design of dynamic voltage generator, and dual threshold voltage assignments, for network security processors. The experiments show that the proposed methods and designs provide the opportunity for network security processors to achieve the goals of both high performance and low power.

REFERENCES

• 1: C.-P. Su, T.-F. Lin, C.-T. Huang, and C.-W. Wu, "A high-throughput low-cost AES processor," IEEE Communications Magazine, vol. 41, no. 12, pp. 86-91, Dec. 2003.
• 2: Jin-Hua Hong , Cheng-Wen Wu, Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.474-484, June 2003 [doi>10.1109/TVLSI.2003.812308]
• 3: Srinivas Devadas , Sharad Malik, A survey of optimization techniques targeting low power VLSI circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.242-247, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217536]
• 4: Y.-C. Lin, Y.-P. You, C.-W. Huang, J. K. Lee, W.-K. Shih, and T.T. Hwang, "Power-aware scheduling for parallel security processors with analytical models," Submitted to The 17th International Workshop on Languages and Compilers for Parallel Computing, 2004.
• 5: C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973 [doi>10.1145/321738.321743]
• 6: A. Stratakos, S. Sanders, and R. Brodersen, "A low-voltage CMOS DCDC converter for a portable battery-operated system," In Proceedings of IEEE Power Electronics Specialists Conference, pp. 619-626, 1994.
• 7: Shekhar Borkar, Low power design challenges for the decade (invited talk), Proceedings of the 2001 conference on Asia South Pacific design automation, p.293-296, January 2001, Yokohama, Japan [doi>10.1145/370155.370356]
• 8: James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774593]
• 9: Yen-Te Ho , Ting-Ting Hwang, Low power design using dual threshold voltage, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.205-208, January 27-30, 2004, Yokohama, Japan
• 10: Chunhong Chen , Xiaojian Yang , Majid Sarrafzadeh, Potential slack: an effective metric of combinational circuit performance, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California