On-chip thermal gradient analysis and temperature flattening for SoC design

ABSTRACT

This paper quantitatively analyzes thermal gradient of SoC and proposes a thermal flattening procedure. First, the impact of dominant parameters, such as area occupancy of memory/logic, power density, and floorplan on thermal gradient and clock skew are studied. Important results obtained here are 1) the maximum temperature difference increases with higher memory area occupancy and 2) the difference is very floorplan sensitive. Then, we propose a procedure to amend thermal gradient. A slight floorplan modification using the proposed procedure improves on-chip thermal gradient significantly.

REFERENCES

• 1: J. Clabes et al., "Design and implementation of the POWER5#8482; microprocessor," in Proc. ISSCC, 2004, pp. 56--57.
• 2: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 3: K. Skadron et al., "Temperature-aware computer systems: Opportunities and challenges," IEEE Micro, vol. 23, no. 6, pp. 52--61, Nov.-Dec. 2003.
• 4: A. H. Ajami, M. Pedram, and K. Banerjee, "Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs," in Proc. CICC, 2001, pp. 233--236.
• 5: J. Black, "Electromigration - a brief survey and some recent results," IEEE Trans. Elec. Dev., vol, ED-16, no. 4, pp. 338--347, April 1969.
• 6: Kaustav Banerjee , Massoud Pedram , Amir H. Ajami, Analysis and optimization of thermal issues in high-performance VLSI, Proceedings of the 2001 international symposium on Physical design, p.230-237, April 01-04, 2001, Sonoma, California, United States [doi>10.1145/369691.369779]
• 7: Y.-K. Cheng and S.-M. Kang, "Fast thermal analysis for CMOS VLSIC reliability," in Proc. CICC, 1996, pp. 479--482.
• 8: Zhiping Yu , Dan Yergeau , Robert W. Dutton , Sam Nakagawa , Norman Chang , Shen Lin , Weize Xie, Full Chip Thermal Simulation, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.145, March 20-22, 2000
• 9: T.-Y. Wang and C. C.-P. Chen, "3-D thermal-ADI: a linear-time chip level transient thermal simulator," IEEE Trans. on CAD, vol. 21, no. 12, pp. 1434--1445, Dec. 2002.
• 10: Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003 [doi>10.1109/ICCAD.2003.60]
• 11: Bernd Obermeier , Frank M. Johannes, Temperature-aware global placement, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.143-148, January 27-30, 2004, Yokohama, Japan
• 12: Hans Eisenmann , Frank M. Johannes, Generic global placement and floorplanning, Proceedings of the 35th annual conference on Design automation, p.269-274, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277119]
• 13: C.-H. Tsai and S.-M. Kang, "Cell-level placement for improving substrate thermal distribution," IEEE Trans. on CAD, vol. 19, no. 2, pp. 253--266, February 2000.
• 14: SIA, International Technology Roadmap for Semiconductors, 2003 Edition.