Power minimization for dynamic PLAs

ABSTRACT

In this paper, we propose a new dynamic PLA structure which incorporates super product lines. A super product line adds the NAND functionality on top of the NOR structure, thus lowering the switching activities in the product lines as well as power consumption. Since there are many candidates for super product lines, we have developed a CAD algorithm based on the maximum weighted matching to find optimal solution. The post simulation results show significant reduction in power consumption. On the average, the power consumption can be saved 58.9% and the delay overhead is merely 1.6% for 18 circuits.

REFERENCES

• 1: J. Edmonds and E. L. Johnson, "Matching: a well-solved class of integer linear programs," Combinatorial Structure and Their Applications, Gordon and Breach, New York, 1970, pp. 89--92.
• 2: S. Iman, C. Y. Tsui, and M. Pedram, "PLA minimization for low power VLSI designs," CENG Tech. Rep., Dept. of EE systems, University of Southern California, 1995.
• 3: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 4: Jyh-Mou Tseng , Jing-Yang Jou, Two-level logic minimization for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.1, p.52-69, Jan. 1999 [doi>10.1145/298865.298869]
• 5: C. Wang et al., "A low-power and high-speed dynamic PLA circuit configuration for single-clock CMOS," IEEE Trans. Circuits and Systems, Part I, vol. 46, pp. 857--861, July 1999.
• 6: J. S. Wang, C. R. Chang, and Chingwei Yeh, "Analysis and design of high-speed and low-power CMOS PLA's," IEEE J. of Solid-State Circuits, vol. 36, pp. 1250--1262, Aug. 2001.