Electrothermal engineering in the nanometer era: from devices and interconnects to circuits and systems

ABSTRACT

Management of electrothermal (ET) issues arising due to power dissipation both at the micro- and macro- scale is central to the development of future generation microprocessors, integrated networks, and other highly integrated circuits and systems. This paper will provide a broad overview of various ET effects in nanoscale VLSI and highlight both technology and design choices that are thermally-aware. First, effects at the micro scale---in interconnects and devices and their implications for performance, reliability and design are discussed. Next, macro scale---circuit and system level issues including substrate temperature gradients as well as strong ET couplings between supply voltage, frequency, power dissipation and junction temperature in leakage dominant technologies are outlined. A recently developed system level ET analysis methodology and tool that comprehends ET couplings in a self-consistent manner and can generate accurate thermal profile of the substrate is summarized. The application of the ET-tool is demonstrated in a number of areas from power-performance-cooling cost tradeoff analysis to circuit optimization, full-chip leakage estimation, and temperature/reliability aware design space generation. Implications of chip cooling for nanometer scale bulk and SOI based CMOS technologies are also discussed. The ET analysis tool is also shown to be useful for hot-spot management. The paper ends with a brief discussion of electrothermal issues in emerging 3-D ICs and highlights the advantages of employing hybrid Carbon Nanotube-Cu interconnects in both 2-D and 3-D designs.

REFERENCES

• 1: Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313908]
• 2: International Technology Roadmap for Semiconductors (ITRS), 2004
• 3: R. Viswanath et at., "Thermal performance challenges from silicon to systems," Intel Technology Journal 3rd quarter, 2000.
• 4: I. Aller et al., "CMOS circuit technology for sub-ambient temperature operation," ISSCC, 2000, pp. 214--215.
• 5: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 6: Philip E. Ross, Computers: beat the heat, IEEE Spectrum, v.41 n.5, p.38-43, May 2004 [doi>10.1109/MSPEC.2004.1296013]
• 7: C. X. Zhang, "Timing-, heat- and area-driven placement using self-organizing semantic maps," ISCAS, 1993, pp. 2067--2070.
• 8: Y-K Cheng et al., "ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips," IEEE TCAD, Vol. 17, pp.668--681, 1998.
• 9: C. C. Teng et al., "iTEM: A Temperature-dependent electromigration reliability diagnosis tool," IEEE TCAD, Vol. 16, pp. 882--893, 1997.
• 10: A. H. Ajami, K. Banerjee and M. Pedram, "Modeling and analysis of non-uniform substrate temperature effects on global ULSI interconnects", IEEE TCAD, Vol. 24, pp. 849--861, 2005.
• 11: J. Lee, "Thermal placement algorithm based on heat conduction analogy," IEEE Trans. on Components and Packaging Tech., Vol. 26, pp.473--482, 2003.
• 12: C. H. Tsai and S. M. Kang, "Cell-level placement for improving substrate thermal distribution," IEEE TCAD, Vol. 19, pp. 253--266, 2000.
• 13: L.T. Su, et al., "Measurement and modeling of self-heating in SOI nMOSFETs", IEEE TED, Vol. 41, pp. 69--75, 1994.
• 14: Y-K. Leung, et al., "Heating mechanisms of LDMOS and LIGBT in ultra-thin SOI", IEEE EDL, Vol. 18, pp. 414--416, 1997.
• 15: E. Pop et al., "Localized heating effects and scaling of sub-0.18 micron CMOS devices," IEDM, 2001, pp. 677--680.
• 16: P. G. Sverdrup et al., "Sub-continuum thermal simulations of deep submicron devices under ESD conditions," SISPAD, 2000, pp. 54--57.
• 17: A. M. Ionescu and K. Banerjee, Emerging Nanoelectronics: Life With and after CMOS, Springer, 2005.
• 18: T. Skotnicki et. al., "End of CMOS scaling", IEEE Circuits and Devices Magazine, Vol. 21, pp. 16--26, 2005.
• 19: K. A. Jenkins and K. Rim, "Measurement of the effect of self-heating in strained-silicon MOSFETS", IEEE EDL, Vol. 23, pp. 360--362, 2002.
• 20: W. Liu and, M. Asheghi, "Thermal modeling of self-heating in strained-silicon MOSFETs", IEEE Inter society conference on thermal phenomena, Vol. 2, pp. 605--609, 2004.
• 21: W. Liu and M. Asheghi, "Thermal conductivity of ultra-thin single crystal silicon layers, part I - experimental measurements at room and cryogenic temperatures," J. Heat Transfer, 2004.
• 22: E. Pop et al, "Thermal analysis of ultra-thin body device scaling", IEDM, 2003, pp. 883--886.
• 23: M. Asheghi et al., "Thermal conduction in doped single-crystal silicon films," JAP, Vol. 91, pp. 5079--5088, 2002.
• 24: J. Lai and A. Majumdar, "Concurrent thermal and electrical modeling of sub-micrometer silicon devices," JAP, Vol. 79, pp. 7353--7363, 1996.
• 25: E. Pop et al., "Analytic band Monte Carlo model for electron transport in Si including acoustic and optical phonon dispersion," JAP, 96, 4998, 2004.
• 26: S Sinha et al., "A split-flux model for phonon transport near hotspots", J. Heat Transfer, 2005.
• 27: S. Im et al., "Scaling analysis of multilevel interconnect temperatures for high performance ICs", IEEE TED, 2005 (in press).
• 28: N. Srivastava and K. Banerjee, "A comparative scaling analysis of metallic and carbon nanotube interconnections for nanometer scale VLSI technologies," VMIC, 2004, pp. 393--398.
• 29: K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE TED, Vol. 49, pp. 2001--2007, 2002.
• 30: Vineet Wason , Kaustav Banerjee, A probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077639]
• 31: S. Im and K. Banerjee, "Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs," IEDM, 2000, pp. 727--730.
• 32: Zhiping Yu , Dan Yergeau , Robert W. Dutton , Sam Nakagawa , Norman Chang , Shen Lin , Weize Xie, Full Chip Thermal Simulation, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.145, March 20-22, 2000
• 33: Qinru Qiu , Qing Wu , Massoud Pedram, Dynamic power management of complex systems using generalized stochastic Petri nets, Proceedings of the 37th conference on Design automation, p.352-356, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337438]
• 34: Amir H. Ajami , Kaustav Banerjee , Massoud Pedram, Scaling Analysis of On-Chip Power Grid Voltage Variations in Nanometer Scale ULSI, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.277-290, March 2005 [doi>10.1007/s10470-005-6761-x]
• 35: Amir H. Ajami , Kaustav Banerjee , Massoud Pedram, Analysis of substrate thermal gradient effects on optimal buffer insertion, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 36: K. Banerjee et al., "A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management," IEDM, 2003, pp. 893--896.
• 37: M. Horowitz et al., "Low power digital design," ISLPED, 1994, pp. 8--11.
• 38: Sheng-Chih Lin , Navin Srivastava , Kaustav Banerjee, A Thermally-Aware Methodology for Design-Specific Optimization of Supply and Threshold Voltages in Nanometer Scale ICs, Proceedings of the 2005 International Conference on Computer Design, p.411-416, October 02-05, 2005 [doi>10.1109/ICCD.2005.16]
• 39: Paul I Pénzes , Alain J. Martin, Energy-delay efficiency of VLSI computations, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA [doi>10.1145/505306.505330]
• 40: Power-Constrained Microprocessor Design, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.14, September 16-18, 2002
• 41: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 42: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 43: Songqing Zhang , Vineet Wason , Kaustav Banerjee, A probabilistic framework to estimate full-chips subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013278]
• 44: M. M. Pelella, J. G. Fossum, and S. Krishnan, "Control of off-state current in scaled PD/SOI CMOS digital circuits," International SOI conference, 1998, pp. 147--148.
• 45: S-C. Lin et al., "Analysis and implications of IC cooling for deep nanometer scale CMOS technologies", IEDM, 2005 (to appear).
• 46: K. Banerjee, et al, "3-D ICs: A novel chip design for improving deep submicron interconnect performance and systems-on-chip integration," Proceedings of the IEEE, Vol. 89, pp. 602--633, 2001.
• 47: N. Srivastava and K. Banerjee, "Performance analysis of carbon nanotube interconnects for VLSI applications", ICCAD, 2005, pp. 383--390.
• 48: N. Srivastava, R. V. Joshi and K. Banerjee, "Carbon nanotube interconnects: implications for performance, power dissipation and thermal management", IEDM, 2005 (to appear).

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids
  B.m MISCELLANEOUS
      Subjects: Design management

General Terms:
Design, Performance