Energy optimization for a two-device data flow chain

ABSTRACT

Many applications running on today's portable devices use multiple power-consuming devices simultaneously, often in the form of a dataflow chain which involves transfer of data between devices through buffers. Some of these devices have the ability to scale their performance and power simultaneously by tuning one of their parameters (generically called the device speed). We address the problem of minimizing the energy consumed by a two-device data flow chain by choosing the speed profiles of the two devices and the "cycle time" of the intermediate buffer. Determining the speed profiles (functions of time) to minimize the energy functional, in general, requires variational techniques. However, based on certain observations about device power-speed relations and application performance constraints, we were able to solve the problem analytically in two steps - device characterization and cycle time optimization. The effectiveness of the technique was demonstrated for two practical applications of dataflow chains - CD recording and VCD playback with up to 45% and 64% energy improvements, respectively.

REFERENCES

• 1: Paul M. Greenawalt, Modeling Power Management for Hard Disks, Proceedings of the Second International Workshop on Modeling, Analysis, and Simulation On Computer and Telecommunication Systems, p.62-66, January 31-February 02, 1994
• 2: Yung-Hsiang Lu , Eui-Young Chung , Tajana Šimunić , Luca Benini , Giovanni De Micheli, Quantitative comparison of power management algorithms, Proceedings of the conference on Design, automation and test in Europe, p.20-26, March 27-30, 2000, Paris, France [doi>10.1145/343647.343688]
• 3: Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000 [doi>10.1109/92.845896]
• 4: [4] T. Simunic, L. Benini, P. Glynn, and G. De Micheli, "Event-driven dynamic power management," IEEE Trans. CAD, vol. 20, no. 7, pp. 840-857, July 2001.
• 5: [5] Q. Qiu, Q. Wu, and M. Pedram, "Stochastic modeling of a power-managed system-constraction and optimization," IEEE Trans. CAD, vol. 20, no. 10, pp. 1200-1217, October 2001.
• 6: Sandy Irani , Sandeep Shukla , Rajesh Gupta, Online strategies for dynamic power management in systems with multiple power-saving states, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.3, p.325-346, August 2003 [doi>10.1145/860176.860180]
• 7: [7] Crusoe SE Processor Model TM58E Processor Product Brief, Transmeta Corp., February 2003. [Online]. Available: http://www.transmeta.com/crusoe_docs/TM58Ev2. 1_productbrief_030206.pdf
• 8: F. Yao , A. Demers , S. Shenker, A scheduling model for reduced CPU energy, Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95), p.374, October 23-25, 1995
• 9: Padmanabhan Pillai , Kang G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada
• 10: Ali Manzak , Chaitali Chakrabarti, Variable voltage task scheduling algorithms for minimizing energy/power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.270-276, April 2003 [doi>10.1109/TVLSI.2003.810801]
• 11: [11] Y.-H. Lu, L. Benini, and G. De Micheli, "Dynamic frequency scaling with buffer insertion for mixed workloads," IEEE Trans. CAD, vol. 21, no. 11, pp. 1284-1305, November 2002.
• 12: Kihwan Choi , Karthik Dantu , Wei-Chung Cheng , Massoud Pedram, Frame-based dynamic voltage and frequency scaling for a MPEG decoder, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.732-737, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774680]
• 13: Curt Schurgers , Olivier Aberthorne , Mani Srivastava, Modulation scaling for Energy Aware Communication Systems, Proceedings of the 2001 international symposium on Low power electronics and design, p.96-99, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383103]
• 14: Elif Uysal-Biyikoglu , Balaji Prabhakar , Abbas El Gamal, Energy-efficient packet transmission over a wireless link, IEEE/ACM Transactions on Networking (TON), v.10 n.4, p.487-499, August 2002 [doi>10.1109/TNET.2002.801419]
• 15: Sudhanva Gurumurthi , Anand Sivasubramaniam , Mahmut Kandemir , Hubertus Franke, DRPM: dynamic speed control for power management in server class disks, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 16: Ravishankar Rao , Sarma Vrudhula , Musaravakkam S. Krishnan, Disk drive energy optimization for audio-video applications, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA [doi>10.1145/1023833.1023848]
• 17: Le Cai , Yung-Hsiang Lu, Dynamic Power Management Using Data Buffers, Proceedings of the conference on Design, automation and test in Europe, p.10526, February 16-20, 2004
• 18: [18] K. Okada, N. Kojima, and K. Yamashita, "A novel drive architecture of HDD: "multimode hard disc drive"," in Proc. Intl' Conf. Consumer Efectroncis (ICCE), IEEE Press, 2000, pp. 92-93.
• 19: [19] F. B. Hildebrand, Methods of applied mathematics, 2nd ed. Prentice Hall, 1972.
• 20: [20] M.S. Bazaara, H. D. Sherali, and C. M. Shetty, Nonlinear Programming: Theory and Algorithms, 2nd ed. John Wiley and Sons, 1993.
• 21: Sorin G. Stan, The CD-ROM Drive: A Brief System Description, Kluwer Academic Publishers, Norwell, MA, 1998
• 22: [22] Travelstar 7K60 Hard Drive specification, Hitachi Global Storage Technologies. [Online]. Available: http://www.hgst.com/hdd/support/7k60/7k60.htm