Improving memory system performance with energy-efficient value speculation

ABSTRACT

Microprocessor speeds have been improving much faster than memory speeds, resulting in the CPU spending a larger and larger amount of time waiting for data. Processor designers have employed several ways to improve memory performance, including hierarchical caching, prefetching, and faster memory chips. Yet, memory accesses still represent a major performance bottleneck and much remains to be done to tolerate the increasing memory latencies. Load-value prediction has been shown to effectively hide some of this latency. However, the hardware required to achieve good performance is substantial, making load-value prediction unappealing in light of increasing power constraints. In this paper, we present a novel predictor that significantly increases CPU performance while at the same time decreasing the energy consumption of the entire processor relative to a baseline with a well-performing hybrid load-value predictor.

REFERENCES

• 1: R. Bhargava, L. K. John. Performance and Energy Impact of Instruction-Level Value Predictor Filtering. First Value-Prediction Workshop, 2003, pp. 71--78.
• 2: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 3: Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997 [doi>10.1145/268806.268810]
• 4: M. Burtscher, B. G. Zorn. Prediction Outcome History-based Confidence Estimation for Load Value Prediction. Journal of Instruction-Level Parallelism, 1999.
• 5: Hybridizing and Coalescing Load Value Predictors, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.81, September 17-20, 2000
• 6: Martin Burtscher , Benjamin G. Zorn, Hybrid Load-Value Predictors, IEEE Transactions on Computers, v.51 n.7, p.759-774, July 2002 [doi>10.1109/TC.2002.1017696]
• 7: Brad Calder , Glenn Reinman , Dean M. Tullsen, Selective value prediction, Proceedings of the 26th annual international symposium on Computer architecture, p.64-74, May 01-04, 1999, Atlanta, Georgia, United States
• 8: F. Gabbay. Speculative Execution Based on Value Prediction. Technical Report 1080, Department of Electrical Engineering, Technion-Israel Institue of Technology, 1996.
• 9: Bart Goeman , Hans Vandierendonck , Koen de Bosschere, Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.207, January 20-24, 2001
• 10: José González , Antonio González, The potential of data value speculation to boost ILP, Proceedings of the 12th international conference on Supercomputing, p.21-28, July 1998, Melbourne, Australia [doi>10.1145/277830.277840]
• 11: R. Gonzalez, M. Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits, 1996, pp. 1227--1284.
• 12: Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.138-147, October 01-04, 1996, Cambridge, Massachusetts, United States
• 13: G. H. Loh. Width-Partitioned Load Value Predictors. Journal of Instruction-Level Parallelism, 2003, pp. 1--23.
• 14: A Power Perspective of Value Speculation for Superscalar Microprocessors, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.147, September 17-20, 2000
• 15: Luis Piñuel , Rafael A. Moreno , Francisco Tirado, Implementation of Hybrid Context Based Value Predictors Using Value Sequence Classification, Proceedings of the 5th International Euro-Par Conference on Parallel Processing, p.1291-1295, August 31-September 03, 1999
• 16: Glenn Reinman , Brad Calder, Predictive techniques for aggressive load speculation, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.127-137, November 1998, Dallas, Texas, United States
• 17: Bohuslav Rychlik , John Faistl , Bryon Krug , John P. Shen, Efficacy and Performance Impact of Value Prediction, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.148, October 12-18, 1998
• 18: N. B. Sam, M. Burtscher. Exploiting Type Information in Load-Value Predictors. Second Value-Prediction and Value-Based Optimization Workshop, 2004, pp. 32--39.
• 19: Nana B. Sam , Martin Burtscher, On the energy-efficiency of speculative hardware, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy [doi>10.1145/1062261.1062320]
• 20: Toshinori Sato , Itsujiro Arita, Table size reduction for data value predictors by exploiting narrow width values, Proceedings of the 14th international conference on Supercomputing, p.196-205, May 08-11, 2000, Santa Fe, New Mexico, United States [doi>10.1145/335231.335250]
• 21: Toshinori Sato , Itsujiro Arita, Low-Cost Value Predictors Using Frequent Value Locality, Proceedings of the 4th International Symposium on High Performance Computing, p.106-119, May 15-17, 2002
• 22: Yiannakis Sazeides , James E. Smith, The predictability of data values, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.248-258, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 23: Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California
• 24: P. Shivakumar, N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power and Area Model. TR 2001/2. Compaq Western Research Laboratory, 2001.
• 25: SPECcpu2000 benchmarks. http://www.spec.org/osg/cpu2000.
• 26: Kai Wang , Manoj Franklin, Highly accurate data value prediction using hybrid predictors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.281-290, December 01-03, 1997, Research Triangle Park, North Carolina, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.0 General

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.0 General

  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

General Terms:
Design, Performance