| A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications |
| Full text |
Pdf
(147 KB)
|
| Source
|
International Conference on Hardware Software Codesign
archive
Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
table of contents
Jersey City, NJ, USA
SESSION: Voltage scaling and variability issues in system-level design
table of contents
Pages: 117 - 122
Year of Publication: 2005
ISBN:1-59593-161-9
|
|
Authors
|
|
A. Papanikolaou
|
IMEC vzw, Leuven, Belgium
|
|
F. Lobmaier
|
IMEC vzw, Leuven, Belgium
|
|
H. Wang
|
IMEC vzw, Leuven, Belgium
|
|
M. Miranda
|
IMEC vzw, Leuven, Belgium
|
|
F. Catthoor
|
IMEC vzw, Leuven, Belgium
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 1, Downloads (12 Months): 27, Citation Count: 7
|
|
|
ABSTRACT
Process variability is an emerging problem that is becoming worse with each new technology node. Its impact on the performance and energy of memory organizations is severe and degrades the system-level parametric yield. In this paper we propose a broadly applicable system-level technique that can guarantee parametric yield on the memory organization and which minimizes the energy overhead associated to variability in the conventional design process. It is based on offering configuration capabilities at the memory-level and exploiting them at the system-level. This technique can decrease by up to a factor of 5 the energy overhead that is introduced by state-of-the-art process variability compensation techniques, including statistical timing analysis. In this way we obtain results close to the ideal nominal design again.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
H. Chang et al., "The certainty of uncertainty: randomness in nanometer design", Proc. of PATMOS, pp. 36--47, 2004.
|
| |
2
|
P. Gelsinger, "Giga-scale integration for Tera-ops performance: opportunities and new frontiers", Keynote speech at the 41st DAC, 2004.
|
| |
3
|
|
| |
4
|
J. Croon et al., "Physical modeling and prediction of the matching properties of MOSFETs", Proc. of ESSDERC, pp. 193-196, 2004.
|
| |
5
|
H. Wang et al., "Variable Tapered Pareto Buffer Design and Implementation Techniques Allowing Run-Time Configuration for Low Power Embedded SRAMs", to appear in IEEE Transactions on VLSI, 2005.
|
 |
6
|
|
| |
7
|
M. Yamaoka et al., "A 300MHz 25um/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile phone application processor", Proc. of ISSCC, Feb 2004.
|
| |
8
|
C. Kim et al., "A process variation compensating technique for sub-90nm dynamic circuits", VLSI Symp. Digest, pp. 205, 2003.
|
| |
9
|
A. Agarwal et al., "Process variation in nano-scale memories: failure analysis and process tolerant architecture", Proc. of CICC, pp. 353--356, 2004.
|
| |
10
|
|
| |
11
|
|
| |
12
|
|
 |
13
|
|
| |
14
|
A. Chandrakasan , V. Gutnik , T. Xanthopoulos, Data driven signal processing: an approach for energy efficient computing, Proceedings of the 1996 international symposium on Low power electronics and design, p.347-352, August 12-14, 1996, Monterey, California, United States
|
| |
15
|
Radio broadcasting systems; digital audio broadcasting to mobile, portable and fixed receivers. Standard RE/JTC-00DAB-4, ETSI, ETS 300 401, May 1997.
|
| |
16
|
|
| |
17
|
C. Kim et al., "An on-die CMOS leakage current sensor for measuring process variation in sub-90nm generations" VLSI Symposium Digest 2004, pp.250--251.
|
CITED BY 7
|
A. Papanikolaou , T. Grabner , M. Miranda , P. Roussel , F. Catthoor, Yield prediction for architecture exploration in nanometer technology nodes:: a model and case study for memory organizations, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
|
|
Concepción Sanz , Manuel Prieto , José Ignacio Gómez , Antonis Papanikolaou , Miguel Miranda , Francky Catthoor, Combining system scenarios and configurable memories to tolerate unpredictability, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-7, July 2008
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|