Evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic

ABSTRACT

In this paper, we propose a new approach for using Built-in Current Sensor (BICS) to detect not only transient upsets in sequential logic but also in combinational circuits. In this approach, the BICS is connected in the design bulk to increase its sensitivity to detect any current discrepancy that may occur during a charged particle strike. In addition, the proposed BICS can inform if the upset has occurred in the PMOS or NMOS transistors, which can generate a more precise evaluation of the corrupted region. The proposed approach was validated by Spice simulation. The BICS and the case-studied circuits were designed in the 100nm CMOS technology. The bulk BIC sensor detects various shapes of current pulses generated due to charged particle strike. Results show that the proposed bulk BICS presents minor penalties for the design in terms of area, performance and power consumption and it has high detection sensitivity.

REFERENCES

• 1: G. R. Srinivasan, Modeling the cosmic-ray-induced soft-error rate in integrated circuits: an overview, IBM Journal of Research and Development, v.40 n.1, p.77-89, Jan. 1996
• 2: Dodd, P. E. and Massengill, L. W. Basic Mechanism and Modeling of Single-Event Upset in Digital Microelectronics. IEEE Trans. Nucl. Sci., vol. 50, pp. 583--602, June 2003.
• 3: Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
• 4: Vargas, F. and Nicolaidis, M. SEU-Tolerant SRAM Design based on Current Monitoring. Fault-Tolerant Computing, 1994. FTCS-24. Digest of Papers., pages 106--115.
• 5: Balkaran Gill , Michael Nicolaidis , Francis Wolff , Chris Papachristou , Steven Garverick, An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories, Proceedings of the conference on Design, Automation and Test in Europe, p.592-597, March 07-11, 2005 [doi>10.1109/DATE.2005.54]
• 6: L. Anghel , D. Alexandrescu , M. Nicolaidis, Evaluation of a Soft Error Tolerance Technique Based on Time and/or Space Redundancy, Proceedings of the 13th symposium on Integrated circuits and systems design, p.237, September 18-24, 2000
• 7: http://www-device.eecs.berkeley.edu
• 8: Wirth, G., Vieira, M. and Kastensmidt, F. L.. Computer Efficient Modeling of SRAM Cell Sensitivity to SEU. In: Proceedings of the 6th IEEE Latin America Test Workshop, 2005. pp. 51--5.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design, Reliability

Keywords:
BICS, SET, SEU and soft error detection