ACM Home Page
Please provide us with feedback. Feedback
A design methodology for analogue CMOS circuits
Full text PdfPdf (103 KB)
Source SBCCI archive
Proceedings of the 18th annual symposium on Integrated circuits and system design table of contents
Florianolpolis, Brazil
Pages: 2 - 2  
Year of Publication: 2005
ISBN:1-59593-174-0
Author
Paul L. Jespers  Université Catholique de Louvain, Louvain-la-Neuve, Belgium
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 22,   Citation Count: 0
Additional Information:

abstract  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1081081.1081083
What is a DOI?

ABSTRACT

The design of CMOS analogue circuits calls for the appraisal of transistor geometries and currents to meet prescribed specifications like gain-bandwidth, min. power consumption, etc. Design methodologies to this effect are scarse. Often they resume to cautiously chosen simulations performed by experienced designers.The objective of the tutorial is to propose a design methodology based on the transconductance over current ratio. Synthesis is performed following a path that attempts to make the best possible use of existing degrees of freedom in order to come close to 'optimal' transistor sizes and currents. The methodology is applied to some examples like the sizing of an Operational Amplifier, which combines transistors operating in strong inversion for matching and moderate inversion to lessen the power consumption.