Interconnect capacitance extraction for system LCD circuits

ABSTRACT

This paper discusses interconnect capacitance extraction for system LCD circuits, where coupling capacitance is much significant since a ground plane locates far away unlike LSI interconnects. We focus on a pattern matching method with interpolation to implement an accurate and efficient capacitance extraction system, and present good implementations that are suitable for system LCD circuits. To reduce computational cost, interconnect structures are spatially divided into several sub-regions considering capacitance coupling range, and analyzed in each sub-region using a capacitance database pre-characterized by a 3-D field solver. This paper evaluates tradeoff curves between characterization cost and extraction accuracy for four division methods in lattice structures that are basic and common structures in LCD driver circuits. Experimental results reveal efficient division methods for accurate capacitance extraction.

REFERENCES

• 1: B. Lee, Y. Hirayama, Y. Kubota, S. Imai, A. Imaya, M. Katayama, K. Kato, A. Ishikawa, T. Ikeda, Y. Kurokawa, T. Ozaki, K. Mutaguchi, and S. Yamazaki, "A CPU on a glass substrate using CG-silicon TFTs," Proc. Int'l Solid-State Circuits Conf.(ISSCC2003), vol. 1, pp. 164--165, CA, USA, Feb. 2003.
• 2: S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Y. Lee, S. Nishi, Y. Kubota, I. Shirakawa, and S. Imai, "Parasitic capacitance modeling for non-planar interconnects in liquid crystal displays," IEICE Trans. on Fund., vol. E86-A, no. 12, pp. 2923--2932, Dec. 2003.
• 3: T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, no. 1, pp. 118--124, Jan. 1993.
• 4: U. Choudhury and A. Sangiovanni-Vincentelli, "Automatic generation of analytical models for interconnect capacitances," IEEE Trans. on Computer-Aided Design, vol. 14, no. 4, pp. 470--480, Apr. 1995.
• 5: Synopsys, Raphael 2002.2 User's Manual.
• 6: M. Bächtold, M. Spasojevic, C. Lage, and P. B. Ljung, "A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver," IEEE Trans. on Computer-Aided Design, vol. 19, no. 3, pp. 325--338, Mar. 2000.
• 7: W. Shi and F. Yu, "A divide-and-conquer algorithm for 3-D capacitance extraction," IEEE Trans. on Computer-Aided Design, vol. 23, no. 8, pp. 1157--1163, Aug. 2004.
• 8: J-K. Wee, Y. J. Park, H. S. Min, D-H. Cho, M-H. Seung, and H-S. Park, "Measurement and characterization of multilayered interconnect capacitance for deep-submicron VLSI technology," IEEE Trans. on Semiconductor Manufacturing, vol. 11, no. 4, pp. 636--644, Nov. 1998.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

General Terms:
Design

Keywords:
capacitance extraction, interconnect capacitance, system LCD