Cache organizations for clustered microarchitectures

ABSTRACT

Clustered microarchitectures are an effective organization to deal with the problem of wire delays and complexity by partitioning some of the processor resources. The organization of the data cache is a key factor in these processors due to its effect on cache miss rate and inter-cluster communications. This paper investigates alternative designs of the data cache: centralized, distributed, replicated and physically distributed cache architectures are analyzed. Results show similar average performance but significant performance variations depending on the application features, specially cache miss ratio and communications. In addition, we also propose a novel instruction steering scheme in order to reduce communications. This scheme conditionally stalls the dispatch of instructions depending on the occupancy of the clusters, whenever the current instruction cannot be steered to the cluster holding most of the inputs. This new steering outperforms traditional schemes. Results show, an average speedup of 5% and up to 15% for some applications.

REFERENCES

• 1: Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Dynamically managing the communication-parallelism trade-off in future clustered processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 2: Amirali Baniasadi , Andreas Moshovos, Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.337-347, December 2000, Monterey, California, United States [doi>10.1145/360128.360165]
• 3: Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The multicluster architecture: reducing cycle time through partitioning, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.149-159, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 4: José González , Antonio González, Dynamic Cluster Resizing, Proceedings of the 21st International Conference on Computer Design, p.375, October 13-15, 2003
• 5: Ramon Canal , Joan-Manuel Parcerisa , Antonio Gonzalez, A Cost-Effective Clustered Architecture, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.160, October 12-16, 1999
• 6: R. Canal, J. M. Parcerisa and A. González. "Dynamic Cluster Assignment Mechanisms". In Proceedings of the International Symposium on High Performance Computing. 2000.
• 7: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 8: Enric Gibert , Jesús Sánchez , Antonio González, An interleaved cache clustered VLIW processor, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA [doi>10.1145/514191.514222]
• 9: R. Ho, K. W. Mai and M. A. Horowitz. "The Future of Wires". Proceedings of the IEEE, 89(4), pp. 490--504, 2001.
• 10: The International Technology Roadmap for Semiconductors. Semiconductor Industry Association, 1999.
• 11: R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999 [doi>10.1109/40.755465]
• 12: Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, United States
• 13: Joan-Manuel Parcerisa , Antonio González, Reducing wire delay penalty through value prediction, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.317-326, December 2000, Monterey, California, United States [doi>10.1145/360128.360163]
• 14: Joan-Manuel Parcerisa , Julio Sahuquillo , Antonio González , José Duato, Efficient Interconnects for Clustered Microarchitectures, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.291, September 22-25, 2002
• 15: Paul Racunas , Yale N. Patt, Partitioned first-level cache design for clustered microarchitectures, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782820]
• 16: Ho-Seop Kim , James E. Smith, An instruction set and microarchitecture for instruction level distributed processing, Proceedings of the 29th annual international symposium on Computer architecture, p.71, May 25-29, 2002, Anchorage, Alaska
• 17: P. Shivakumar and N. P. Jouppi. "Cacti 3.0: An Integrated Cache Timing, Power and Area Model". Technical Report, Westenr Research Laboratory, 2001.
• 18: Adi Yoaz , Mattan Erez , Ronny Ronen , Stephan Jourdan, Speculation techniques for improving load related instruction scheduling, Proceedings of the 26th annual international symposium on Computer architecture, p.42-53, May 01-04, 1999, Atlanta, Georgia, United States
• 19: V. Zyuban. "Inherently Lower-Power High-Performance Supercalar Architectures", University of Notre Dame, 2000

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles

General Terms:
Design, Performance

Keywords:
cache organization, clustering, memory hierarchy, steering